View USB3320_8321741.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2014-2015 microchip technology inc. ds00001792b-page 1 features ? integrated esd protection circuits - up to 15kv iec air discharge without exter- nal devices ? over-voltage protection circuit (ovp) protects the vbus pin from continuous dc voltages up to 30v ? integrated usb switch - no degradation of hi-speed electrical char- acteristics - allows single usb port of connection by pro- viding switching function for: ?battery charging ?stereo and mono/mic audio ?usb full-speed/low-speed data ?flexpwr ? technology - low current design ideal for battery powered applications - ?sleep? mode tri-states all ulpi pins and places the part in a low current state - 1.8v to 3.3v io voltage (10%) ? integrated battery to 3.3v regulator - 2.2uf bypass capacitor - 100mv dropout voltage ? ?wrapper-less? design for optimal timing perfor- mance and design ease - low latency hi-speed receiver (43 hi- speed clocks max) al lows use of legacy utmi links with a ulpi bridge ? selectable reference clock frequency - frequencies: 12, 13, 19.2, 24, 26, 27, 38.4, 52 or 60mhz - pin selectable ? external reference clock operation available - ulpi input clock mode (60mhz sourced by link) - 0 to 3.6v input drive tolerant - able to accept ?noisy? clock sources as refer- ence to internal, low-jitter pll ? internal oscillator operation available ? this mode requires external quartz crystal or ceramic resonator ? smart detection circuits allow identification of usb charger, headset, or data cable insertion ? includes full support for the optional on-the-go (otg) protocol detailed in the on-the-go sup- plement revision 2.0 specification ? supports headset audio mode ? supports the otg host negotiation protocol (hnp) and session request protocol (srp) ? uart mode for non-usb serial data transfers ? internal 5v cable short-circuit protection of id, dp and dm lines to vbus or ground ? industrial operating temperature -40 c to +85 c ? 32-pin, qfn rohs compliant package (5 x 5 x 0.90 mm height) applications the USB3320 is targeted for any application where a hi-speed usb connection is desired and when board space, power, and interface pins must be minimized. the USB3320 is well suited for: ? networking ? audio video ?medical ? industrial computers ? printers ? repeaters ? communication USB3320 highly integrated full featur ed hi-speed usb 2.0 ulpi transceiver
USB3320 ds00001792b-page 2 ? 2014-2015 microchip technology inc. to our valued customers it is our intention to provide our valued customers with the bes t documentation possible to ensure successful use of your micro chip products. to this end, we will continue to improve our publications to better suit your needs. our publications will be refined and enhanced as new volumes and updates are introduced. if you have any questions or comments regarding this publication, please contact the marketing co mmunications department via e-mail at docerrors@microchip.com . we welcome your feedback. most current data sheet to obtain the most up-to-date version of this data s heet, please register at our worldwide web site at: http://www.microchip.com you can determine the version of a data s heet by examining its literature number found on the bottom outside corner of any page . the last character of the literature number is the versi on number, (e.g., ds30000000a is version a of document ds30000000). errata an errata sheet, describing minor operati onal differences from the data sheet and recommended workarounds, may exist for cur- rent devices. as device/doc umentation issues become known to us, we will publish an errata s heet. the errata will specify the revision of silicon and revision of document to which it applies. to determine if an errata sheet exis ts for a particular device, please check with one of the following: ? microchip?s worldwide web site; http://www.microchip.com ? your local microchip sales office (see last page) when contacting a sales office, please spec ify which device, revision of silicon and data sheet (include -literature number) yo u are using. customer notification system register on our web site at www.microchip.com to receive the most current information on all of our products.
? 2014-2015 microchip technology inc. ds00001792b-page 3 USB3320 table of contents 1.0 introduction .............................................................................................................. ....................................................................... 4 2.0 USB3320 pin locations and definitions ..................................................................................... .................................................... 6 3.0 limiting values ........................................................................................................... ..................................................................... 9 4.0 electrical characteristics ................................................................................................ ............................................................... 10 5.0 architecture overview ..................................................................................................... .............................................................. 17 6.0 ulpi operation ............................................................................................................ ................................................................. 33 7.0 ulpi register map ......................................................................................................... ............................................................... 49 8.0 application notes ......................................................................................................... ................................................................. 58 9.0 package information ....................................................................................................... .............................................................. 63 appendix a: data sheet revision history ....................................................................................... .................................................... 66 the microchip web site ........................................................................................................ .............................................................. 67 customer change notification service .......................................................................................... ..................................................... 67 customer support .............................................................................................................. ................................................................. 67 product identification system ................................................................................................. ............................................................ 68
USB3320 ds00001792b-page 4 ? 2014-2015 microchip technology inc. 1.0 introduction 1.1 general description the microchip USB3320 is a hi-speed usb 2.0 transceiver t hat provides a configurable physical layer (phy) solution and is an excellent match for a wide variety of products. the frequency of the reference clock is user selectable. t he USB3320 includes an internal oscillator that may be used with either a quartz crystal or a ceramic re sonator. alternatively, the crystal input can be driven by an external clock oscil- lator. another option is the use of a 60mhz exte rnal clock when using the ulpi input clock mode. several advanced features make the USB3320 the transceiver of choice by reducing both electrical bill of material (ebom) part count and printed circuit board (pcb) area. ou tstanding esd robustness eliminates the need for external esd protection devices in typical applications. the internal over-voltage protection circuit (ovp) protects the USB3320 from voltages up to 30v. by using a reference clock from the link, the USB3320 removes t he cost of a dedicated crystal reference from the design. and the inte grated usb switch enables unique pro duct features with a single usb port of connection. the USB3320 meets all of the electrical requirements to be used as a hi-speed usb host, device, or an on-the-go (otg) transceiver. in addition to the supporting usb signa ling, the USB3320 also provides usb uart mode and usb audio mode. USB3320 uses the industry standard utmi+ low pin interfac e (ulpi) to connect the usb transceiver to the link. ulpi uses a method of in-band signaling and status byte transfers between the link and transceiver to facilitate a usb ses- sion with only 12 pins. the USB3320 uses microchip?s ?wrapper-less? technology to im plement the ulpi interface. this ?wrapper-less? tech- nology allows the transceiver to achieve a low latency tran smit and receive time. microchip?s low latency transceiver allows an existing utmi link to be reused by adding a utmi to ulpi bridge. by adding a bridge to the asic the existing and proven utmi link ip can be reused. figure 1-1: USB3320 block diagram otg hi-speed usb transceiver ulpi interface ulpi registers and state machine bias crystal oscillator and low jitter integrated pll integrated power management vbus id dp dm rbias refclk esd protection data[7:0] cpen xo resetb vdd18 vdd33 vbat dir nxt stp clkout usb dp/dm switch spk_l spk_r vddio refsel[2:0]
? 2014-2015 microchip technology inc. ds00001792b-page 5 USB3320 the USB3320 includes an integrated 3.3v low drop out (ldo ) regulator that may optionally be used to generate 3.3v from power applied at the vbat pin. the voltage on the vbat pin can range from 3.1 to 5.5v. the regulator dropout voltage is less than 100mv which allows the transc eiver to continue usb signaling when the voltage on vbat drops to 3.1v. the usb transceiver will continue to operate at lower voltages, although some parameters may be outside the limits of the usb specifications. if the user would like to provide a 3.3v supply to the USB3320, the vbat and vdd33 pins should be connected together as described in section 5.5.1 . the USB3320 also includes integrated pull-up resistors that can be used for detecting the attachment of a usb charger. by sensing the attachment to a usb charger, a product using the USB3320 can charge it s battery at more than the 500ma allowed when charging from a usb host. please see microchip application note an 19.7 - battery charging using microchip usb transceivers for more information on battery charging. in usb uart mode, the USB3320 dp and dm pins are redefined to enable pass-through of asynchronous serial data. the USB3320 can only enter uart mode when the user pr ograms the part into this mode, as described in section 6.5.1 . in usb audio mode, a switch connects the dp pin to the spk_r pin, and another switch connects he dm pin to the spk_l pin. these switches are shown in the lower left-hand corner of figure 5.1 . the USB3320 can be configured to enter usb audio mode as described in section 6.5.2 . in addition, these switches are on when the resetb pin of the USB3320 is asserted. the usb audio mode enables audio si gnaling from a single usb port of connection, and the switches may also be used to connect full speed usb from another transceiver onto the usb cable. 1.2 reference documents ? universal serial bus specificatio n, revision 2.0, april 27, 2000 ? on-the-go supplement to the usb 2.0 s pecification, revisi on 2.0, may 8, 2009 ? usb specification revision 2. 0 "pull-up/pull-down resistors" ecn (27% resistor ecn) ? usb 2.0 transceiver macrocell interface (utmi) specification, version 1.02, may 27, 2000 ? utmi+ specification, revision 1.0, february 25, 2004 ? utmi+ low pin interface (ulpi) specific ation, revision 1.1, october 20th, 2004 ? technical requirements and test methods of charger and interface for mobile telecommunication terminal equipment (chinese charger specif ication approval draft 11/29/2006)
USB3320 ds00001792b-page 6 ? 2014-2015 microchip technology inc. 2.0 USB3320 pin location s and definitions 2.1 USB3320 pin locations and descriptions 2.1.1 package diagram with pin locations the illustration below is viewed from the top of the package. 2.1.2 pin definitions the following table details the pin definitions for the figure above. figure 2-1: USB3320 pin locations - top view table 2-1: USB3320 pin description pin name direction/ type active level description 1clkout output, cmos n/a ulpi output clock mode: 60mhz ulpi clock output. all ulpi signals are driven synchronous to the rising edge of this clock. ulpi input clock mode: this pin is connected to vddio to configure 60mhz ulpi input clock mode as described in section 5.4.1 . following por or hardware reset, the voltage at clkout must not exceed v ih_ed as provided in ta b l e 4 - 4 . 2nxt output, cmos high the transceiver asserts nxt to throttle the data. when the link is sending data to the transceiver, nxt indicates when the current byte has been accepted by the transceiver. the link places the next byte on the data bus in the following clock cycle. 3 data[0] i/o, cmos n/a ulpi bi-directional data bus. clkout nxt data0 data1 data2 data3 refsel0 data4 data5 data6 refsel1 n/c data7 refsel2 spk_r spk_l rbias cpen dm dp vbus vbat vdd33 id vddio xo resetb refclk vdd18 stp vdd18 dir usb3300 hi-speed usb2 ulpi phy 32 pin qfn 1 2 3 4 5 6 7 8 hi-speed usb ulpi phy 32 pin qfn gnd flag 9 10 11 12 13 14 15 16 24 23 22 21 20 19 18 17 32 31 30 29 28 27 26 25
? 2014-2015 microchip technology inc. ds00001792b-page 7 USB3320 4 data[1] i/o, cmos n/a ulpi bi-directional data bus. 5 data[2] i/o, cmos n/a ulpi bi-directional data bus. 6 data[3] i/o, cmos n/a ulpi bi-directional data bus. 7 data[4] i/o, cmos n/a ulpi bi-directional data bus. 8 refsel[0] input, cmos n/a this signal, along with refsel[1] and refsel[2] selects one of the available reference frequencies as defined in table 5-10 . note: this signal must be tied to vddio when in ulpi 60mhz refclk in mode. 9 data[5] i/o, cmos n/a ulpi bi-directional data bus. 10 data[6] i/o, cmos n/a ulpi bi-directional data bus. 11 refsel[1] input, cmos n/a this signal, along with refsel[0] and refsel[2] selects one of the available reference frequencies as defined in table 5-10 . note: this signal must be tied to vddio when in ulpi 60mhz refclk in mode. 12 n/c n/a this pin must not be connected. 13 data[7] i/o, cmos n/a ulpi bi-directional data bus. 14 refsel[2] input, cmos n/a this signal, along with refsel[0] and refsel[1] selects one of the available reference frequencies as defined in table 5-10 . note: this signal must be tied to vddio when in ulpi 60mhz refclk in mode. 15 spk_l i/o, analog n/a usb switch in/out for dm signals 16 spk_r i/o, analog n/a usb switch in/out for dp signals 17 cpen output, cmos n/a external 5v supply enable. controls the external v bus power switch. cpen is low on por. 18 dp i/o, analog n/a d+ pin of the usb cable. 19 dm i/o, analog n/a d- pin of the usb cable. 20 vdd33 power n/a 3.3v regulator output. a 2.2uf (<1 ohm esr) bypass capacitor to ground is required for regulator stability. the bypass capacitor should be placed as close as possible to the USB3320. 21 vbat power n/a regulator input. table 2-1: USB3320 pin description (continued) pin name direction/ type active level description
USB3320 ds00001792b-page 8 ? 2014-2015 microchip technology inc. 22 vbus i/o, analog n/a this pin connects to an external resistor (r vbus ) connected to the vbus pin of the usb cable. this pin is used for the vbus comparator inputs and for vbus pulsing during session request protocol. see table 5-7, "required rvbus resistor value" . 23 id input, analog n/a id pin of the usb cable. for applications not using id this pin can be connected to vdd33 . for an a-device id is grounded. for a b-device id is floated. 24 rbias analog, cmos n/a bias resistor pin. this pin requires an 8.06k ? (1%) resistor to ground, placed as close as possible to the USB3320. nominal voltage during ulpi operation is 0.8v. 25 xo output, cmos n/a external resonator pin. when using an external clock on refclk , this pin should be floated. 26 refclk input, cmos n/a ulpi output clock mode: reference frequency as defined in table 5- 10 . ulpi input clock mode: 60mhz ulpi clock input. 27 resetb input, cmos, low when low, the part is suspended with all ulpi outputs tri-stated. when high, the USB3320 will operate as a normal ulpi device, as described in section 5.5.2 . the state of this pin may be changed asynchronously to the clock signals. when asserted for a minimum of 1 microsecond and then de-asserted, the ulpi registers are reset to their default state and all internal state machines are reset. 28 vdd18 power n/a external 1.8v supply input pin. this pad needs to be bypassed with a 0.1uf capacitor to ground, placed as close as possible to the USB3320. 29 stp input, cmos high the link asserts stp for one clock cycle to stop the data stream currently on the bus. if the link is sending data to the transceiver, stp indicates the last byte of data was on the bus in the previous cycle. 30 vdd18 power n/a external 1.8v supply input pin. this pad needs to be bypassed with a 0.1uf capacitor to ground, placed as close as possible to the USB3320. 31 dir output, cmos n/a controls the direction of the data bus. when the transceiver has data to transfer to the link, it drives dir high to take ownership of the bus. when the transceiver has no data to transfer it drives dir low and monitors the bus for commands from the link. 32 vddio power n/a external 1.8v to 3. 3v ulpi supply input pin. this voltage sets the value of v oh for the ulpi signals. this pad needs to be bypassed with a 0.1uf capacitor to ground, placed as close as possible to the USB3320. flag gnd ground n/a ground. table 2-1: USB3320 pin description (continued) pin name direction/ type active level description
? 2014-2015 microchip technology inc. ds00001792b-page 9 USB3320 3.0 limiting values 3.1 absolute maximum ratings 3.2 recommended operating conditions table 3-1: absolute maximum ratings parameter symbol condition min typ max units vbus , vbat , id , cpen , dp , dm , spk_l , and spk_r voltage to gnd v max_5v voltage measured at pin. vbus tolerant to 30v with external r vbus . -0.5 +6.0 v maximum vdd18 voltage to ground v max_18v -0.5 2.5 v maximum vddio voltage to ground v max_iov vdd18 = v dd18 -0.5 4.0 v maximum vddio voltage to ground v max_iov vdd18 = 0v -0.5 0.7 v maximum vdd33 voltage to ground v max_33v -0.5 4.0 v maximum i/o voltage to ground v max_in -0.5 v ddio + 0.7 v operating temperature t max_op -40 85 c storage temperature t max_stg -55 150 c note: stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. exposure to absolute maximum rating conditions for extended periods may affect device reliability. table 3-2: recommended operating conditions parameter symbol condi tion min typ max units vbat to gnd v vbat 3.1 5.5 v vdd33 to gnd v dd33 3.0 3.3 3.6 v vddio to gnd v ddio 1.6 1.8-3.3 3.6 v vdd18 to gnd v dd18 1.6 1.8 2.0 v input voltage on digital pins ( resetb , stp , dir , nxt , data[7:0] ) v i 0.0 v ddio v voltage on analog i/o pins ( dp , dm , id , cpen , spk_l , spk_r ) v i(i/o) 0.0 v dd33 v vbus to gnd v vmax 0.0 5.5 v ambient temperature t a -40 85 c vddio vdd 18 min ()
USB3320 ds00001792b-page 10 ? 2014-2015 microchip technology inc. 4.0 electrical characteristics the following conditions are a ssumed unless otherwise specified: v vbat = 3.1 to 5.5v; v dd18 = 1.6 to 2.0v; v ddio = 1.6 to 2.0v; v ss = 0v; t a = -40 c to +85 c the current for 3.3v circuits is sour ced at the vbat pin, except when us ing an external 3.3v supply as shown in figure 5-7 . 4.1 operating current note 4-1 clocksuspendm bit = 0. note 4-2 sessend, vbusvld, and idfloat comparators disabled. stp interface protection disabled. table 4-1: electrical characteristics: operating current parameter symbol conditi on min typ max units synchronous mode current (default configuration) i 33avg(sync) start-up sequence defined in section 5.5.4 has completed. 7.5 ma i 18avg(sync) 28.0 ma i ioavg(sync) 4.1 ma synchronous mode current (hs usb operation) i 33avg(hs) active usb transfer 11.1 ma i 18avg(hs) 29.4 ma i ioavg(hs) 5.9 ma synchronous mode current (fs/ls usb operation) i 33avg(fs) active usb transfer 6.3 ma i 18avg(fs) 22.5 ma i ioavg(fs) 5.0 ma serial mode current (fs/ls usb) note 4-1 i 33avg(fs_s) 5.6 ma i 18avg(fs_s) 2.4 ma i ioavg(fs_s) 86 ua usb uart current note 4-1 i 33avg(uart) 5.6 ma i 18avg(uart) 2.4 ma i ioavg(uart) 58 ua low power mode note 4-2 i dd33(lpm) v vbat = 4.2v v dd18 = 1.8v v ddio = 1.8v 18.8 ua i dd18(lpm) 0.7 ua i ddio(lpm) 30 ua standby mode i dd33(rstb) resetb = 0 v vbat = 4.2v v dd18 = 1.8v v ddio = 1.8v 18 ua i dd18(rstb) 0.6 ua i ddio(rstb) 0.1 ua
? 2014-2015 microchip technology inc. ds00001792b-page 11 USB3320 4.2 clock specifications note 4-3 the suspend recovery time is measured from the start of the refclk to when the USB3320 de- asserts dir . 4.3 ulpi interface timing note 4-4 refclk does not need to be aligned in any way to the ulpi signals. table 4-2: ulpi clock specifications parameter symbol condition min typ max units suspend recovery time note 4-3 t start 26mhz refclk 1.03 2.28 ms 12mhz refclk 2.24 3.49 ms 52mhz refclk 0.52 1.77 ms 24mhz refclk 1.12 2.37 ms 19.2mhz refclk 1.40 2.65 ms 27mhz refclk 1.00 2.25 ms 38.4mhz refclk 0.70 1.95 ms 13mhz refclk 2.07 3.32 ms phy preparation time t prep 60mhz refclk ulpi input clock mode 0.40.450.5ms clkout duty cycle dc clkout ulpi input clock mode 45 55 % refclk duty cycle dc refclk 20 80 % refclk frequency accuracy f refclk -500 +500 ppm note: the USB3320 uses the autoresume feature, section 6.2.4.4 , to allow a host start-up time of less than 1ms. table 4-3: ulpi interface timing parameter symbol condition min typ max 60mhz ulpi output clock note 4-4 setup time (stp, data in) t sc , t sd model-specific refclk 5.0 ns hold time (stp, data in) t hc , t hd model-specific refclk 0.0 ns output delay (control out, 8-bit data out) t dc , t dd model-specific refclk 1.0 3.5 ns 60mhz ulpi input clock setup time (stp, data in) t sc , t sd 60mhz refclk 1.5 ns hold time (stp, data in) t hc , t hd 60mhz refclk -0.5 ns output delay (control out, 8-bit data out) t dc , t dd 60mhz refclk 1.5 6.0 ns note: v dd18 = 1.6 to 2.0v; v ss = 0v; t a = -40 c to +85 c.
USB3320 ds00001792b-page 12 ? 2014-2015 microchip technology inc. 4.4 digital io pins 4.5 dc characteristics: analog i/o pins table 4-4: digital io characteristics: reset b, clkout, stp, dir, nxt, data[7:0] & refclk pins parameter symbol condition min typ max units low-level input voltage v il v ss 0.4 * v ddio v high-level input voltage v ih 0.68 * v ddio v ddio v high-level input voltage refclk only v ih 0.68 * v dd18 v dd33 v low-level output voltage v ol i ol = 8ma 0.4 v high-level output voltage v oh i oh = -8ma v ddio - 0.4 v high-level output voltage cpen only v oh i oh = -8ma v dd33 - 0.4 v input leakage current i li v dd33 - 0.4 10 ua pin capacitance cpin 4 pf stp pull-up resistance r stp interfaceprotectdisable = 0 55 67 77 k ? data[7:0] pull-dn resistance r data_pd ulpi synchronous mode 55 67 77 k ? clkout external drive v ih_ed at start-up or following reset 0.4 * v ddio v table 4-5: dc characteristics: analog i/o pins (dp/dm) parameter symbol condition min typ max units ls/fs functionality input levels differential receiver input sensitivity v difs | v(dp) - v(dm) | 0.2 v differential receiver common-mode voltage v cmfs 0.8 2.5 v single-ended receiver low level input voltage v ilse note 4-6 0.8 v single-ended receiver high level input voltage v ihse note 4-6 2.0 v single-ended receiver hysteresis v hysse 0.050 0.150 v output levels low level output voltage v fsol pull-up resistor on dp; r l = 1.5k ? to v dd33 0.3 v high level output voltage v fsoh pull-down resistor on dp, dm; note 4-6 r l = 15k ? to gnd 2.8 3.6 v termination driver output impedance for hs and fs z hsdrv steady state drive 40.5 45 49.5 ? input impedance z inp rx, rpu, rpd disabled 1.0 m ? pull-up resistor impedance r pu bus idle, note 4-5 0.900 1.24 1.575 k ? pull-up resistor impedance r pu device receiving, note 4-5 1.425 2.26 3.09 k ?
? 2014-2015 microchip technology inc. ds00001792b-page 13 USB3320 note 4-5 the resistor value follows the 27% re sistor ecn published by the usb-if. note 4-6 the values shown are valid when the usb regoutput bits in the usb io & power management register are set to the default value. note 4-7 an automatic waiver up to 200mv is granted to accommodate system-level elements such as measurement/test fixtures, captive cabl es, emi components, and esd suppression. pull-dn resistor impedance r pd note 4-5 14.25 16.9 20 k ? weak pull-up resistor impedance r cd configured by bits 4 and 5 in usb io & power management register. 128 170 212 k ? hs functionality input levels hs differential in put sensitivity v dihs | v(dp) - v(dm) | 100 mv hs data signaling common mode voltage range v cmhs -50 500 mv high-speed squelch detection threshold (differential signal amplitude) v hssq note 4-7 100 150 mv output levels hi-speed low level output voltage (dp/dm referenced to gnd) v hsol 45 ? load -10 10 mv hi-speed high level output voltage (dp/dm referenced to gnd) v hsoh 45 ? load 360 440 mv hi-speed idle level output voltage (dp/dm referenced to gnd) v olhs 45 ? load -10 10 mv chirp-j output voltage (differential) v chirpj hs termination resistor disabled, pull-up resistor connected. 45 ? load. 700 1100 mv chirp-k output voltage (differential) v chirpk hs termination resistor disabled, pull-up resistor connected. 45 ? load. -900 -500 mv leakage current off-state leakage current i lz 10 ua port capacitance transceiver input capacitance c in pin to gnd 5 10 pf table 4-5: dc characteristics: analog i/o pins (dp/dm) (continued) parameter symbol condition min typ max units
USB3320 ds00001792b-page 14 ? 2014-2015 microchip technology inc. 4.6 dynamic characteristics: analog i/o pins 4.7 otg electrical characteristics table 4-6: dynamic characteristics: analog i/o pins (dp/dm) parameter symbol condition min typ max units fs output driver timing fs rise time t fr c l = 50pf; 10 to 90% of |v oh - v ol | 420ns fs fall time t ff c l = 50pf; 10 to 90% of |v oh - v ol | 420ns output signal crossover voltage v crs excluding the first transition from idle state 1.3 2.0 v differential rise/fall time matching t frfm excluding the first transition from idle state 90 111.1 % ls output driver timing ls rise time t lr c l = 50-600pf; 10 to 90% of |v oh - v ol | 75 300 ns ls fall time t lf c l = 50-600pf; 10 to 90% of |v oh - v ol | 75 300 ns differential rise/fall time matching t lrfm excluding the first transition from idle state 80 125 % hs output driver timing differential rise time t hsr 500 ps differential fall time t hsf 500 ps driver waveform requirements eye pattern of template 1 in usb 2.0 specification hi-speed mode timing receiver waveform requirements eye pattern of template 4 in usb 2.0 specification data source jitter and receiver jitter tolerance eye pattern of template 4 in usb 2.0 specification table 4-7: otg electrical characteristics parameter symbol condition min typ max units sessend trip point v sessend 0.2 0.5 0.8 v sessvld trip point v sessvld 0.8 1.4 2.0 v vbusvld trip point v vbusvld 4.4 4.58 4.75 v a-device impedance r idgnd maximum a device impedance to ground on id pin 100 k ? id float trip point v idfloat 1.9 2.2 2.5 v vbus pull-up r vpu vbus to vdd33 note 4-8 ( chargevbus = 1) 1.29 1.34 1.45 k ? vbus pull-down r vpd vbus to gnd note 4-8 ( dischargevbus = 1) 1.55 1.7 1.85 k ? vbus impedance r vb vbus to gnd 40 75 100 k ? id pull-up resistance r id idpullup = 1 80 100 120 k ? id weak pull-up resistance r idw idpullup = 0 1 m ? id pull-dn resistance r idpd idgnddrv = 1 1000 ?
? 2014-2015 microchip technology inc. ds00001792b-page 15 USB3320 note 4-8 the r vpd and r vpu values include the required 1k ? external r vbus resistor. 4.8 usb audio switch characteristics 4.9 regulator output voltages and capacitor requirement note 4-9 refclk , xo, spk_l and spk_r pins: 5kv human body model. table 4-8: usb audio switch characteristics parameter symbol condition min typ max units minimum ?on? resistance r on_min 0 < v switch < v dd33 2.7 5 5.8 ? maximum ?on? resistance r on_max 0 < v switch < v dd33 4.5 7 10 ? minimum ?off? resistance r off_min 0 < v switch < v dd33 1m ? table 4-9: regulator output voltages and capacitor requirement parameter symbol condition min typ max units regulator output voltage v dd33 6v > vbat > 3.1v 3.0 3.3 3.6 v regulator output voltage v dd33 usb uart mode & uart regoutput[1:0] = 01 6v > vbat > 3.1v 2.7 3.0 3.3 v regulator output voltage v dd33 usb uart mode & uart regoutput[1:0] = 10 6v > vbat > 3.1v 2.47 2.75 3.03 v regulator output voltage v dd33 usb uart mode & uart regoutput[1:0] = 11 6v > vbat > 3.1v 2.25 2.5 2.75 v regulator bypass capacitor c out 2.2 uf bypass capacitor esr c esr 1 ? table 4-10: esd and latch-up performance parameter conditions min typ max units comments esd performance note 4-9 human body model 8 kv device system en/iec 61000-4-2 contact discharge 8 kv 3rd party system test system en/iec 61000-4-2 air-gap discharge 15 kv 3rd party system test latch-up performance all pins eia/jesd 78, class ii 150 ma
USB3320 ds00001792b-page 16 ? 2014-2015 microchip technology inc. 4.10 piezoelectric resonator for internal oscillator the internal oscillator may be used with an external quartz crystal or ceramic resonator as described in section 5.4.1.2 . see table 4-11 for the recommended crystal specifications. note 4-10 the required bit rate accuracy for hi-speed usb app lications is 500 ppm as provided in the usb 2.0 specification. this takes into account th e effect of voltage, temperature, aging, etc. note 4-11 this number includes the pad, the bond wire and the lead frame. printed circuit board (pcb) capacitance is not included in this value. the pcb capacitance value and the capacitance value of the xo and refclk pins are required to accurately calculate the value of the two external load capacitors. table 4-11: USB3320 quartz crystal specifications parameter symbol condition min typ max notes crystal cut at, typ crystal oscillation mode fundamental mode crystal calibration mode parallel resonant mode frequency f fund - table 5-10 -mhz total allowable ppm budget - - 500 ppm note 4-10 shunt capacitance c o -7 typ-pf load capacitance c l - 20 typ - pf drive level p w 0.5 - - mw equivalent series resistance r 1 --30ohm operating temperature range -40 - +85 o c USB3320 refclk pin capacitance -3 typ-pf note 4-11 USB3320 xo pin capacitance - 3 typ - pf note 4-11
? 2014-2015 microchip technology inc. ds00001792b-page 17 USB3320 5.0 architecture overview the USB3320 consists of the blocks shown in the diagram be low. all pull-up resistors shown in this diagram are con- nected internally to the vdd33 pin. 5.1 ulpi digital operation and interface this section of the USB3320 is covered in detail in section 6.0, "ulpi operation" . 5.2 usb 2.0 hi-speed transceiver the blocks in the lower left-hand corner of figure 5.1 interface to the dp/dm pins. 5.2.1 usb transceiver the USB3320 includes the receivers and transmitters that ar e compliant to the universal serial bus specification rev 2.0. the dp/dm signals in the usb cable connect directly to the rece ivers and transmitters. the rx block consists of a differential receiver for hs and separate receivers for fs/ls mode. depending on the mode, the selected receiver provides the serial data stream thro ugh the multiplexer to the rx logic block. for hs mode sup- port, the hs rx block contains a squelch circuit to insure that noise is not interpreted as data. the rx block also includes a single-ended receiver on each of the data lines to determine the correct fs linestate. data from the tx logic block is encoded, bit stuffed, seri alized and transmitted onto t he usb cable by the tx block. separate differential fs/ls and hs transmitters are included to support all modes. the USB3320 tx block meets the hs signaling level requir ements in the usb 2.0 spec ification when the pcb traces from the dp and dm pins to the usb connector have very little loss. in some systems, it may be desirable to compensate for loss by adjusting the hs transmitter amplitude. the boost bits in the hs tx boost register may be configured to adjust the hs transmitter amplitude at the dp and dm pins. figure 5-1: USB3320 internal block diagram bias integrated low jitter pll rbias esd protection r cd r cd r pd r pd r pu r pu r id r idw r vpu r vb dir nxt stp clkout data7 data6 data5 data4 data3 data2 data0 data1 refclk vddio vbat vdd33 vbus ldo dp dm id ulpi digitial digital io otg module tx rx hs/fs/ls tx encoding hs/fs/ls rx decoding resetb tx data rx data idgnd idfloat rid value sessend sessvalid vbusvalid spk_l spk_r r vpd ovp xo vdd18 refsel0 refsel1 refsel2 cpen drvvbus or?d with drvvbusexternal vdd33 vdd33 vdd33
USB3320 ds00001792b-page 18 ? 2014-2015 microchip technology inc. 5.2.2 termination resistors the USB3320 transceiver fully integrates all of the usb termination resistors on both dp and dm . this includes 1.5k ? pull-up resistors, 15k ? pull-down resistors and the 45 ? high speed termination resistors. these resistors require no tun- ing or trimming by the link. the state of the resistors is determined by the operating mode of the transceiver when oper- ating in synchronous mode. the xcvrselect[1:0] , termselect and opmode[1:0] bits in the function control register, and the dppulldown and dmpulldown bits in the otg control register control the confi guration. the possible valid resistor combinations are shown in ta b l e 5 - 1 , and operation is maintained in only the configurati ons shown. if a ulpi register setting is config- ured that does not match a setting in th e table, the transceiver operation is not ensured and the settings in the last row of ta b l e 5 - 1 will be used. ? rpu_dp_en activates the 1.5k ? dp pull-up resistor ? rpu_dm_en activates the 1.5k ? dm pull-up resistor ? rpd_dp_en activates the 15k ? dp pull-down resistor ? rpd_dm_en activates the 15k ? dm pull-down resistor ? hsterm_en activates the 45 ? dp and dm high speed termination resistors the USB3320 also includes two dp and dm pull-up resistors described in section 5.8 . table 5-1: dp/dm termination vs. signaling mode signaling mode ulpi register settings USB3320 termination resistor settings xcvrselect[1:0] termselect opmode[1:0] dppulldown dmpulldown rpu_dp_en rpu_dm_en rpd_dp_en rpd_dm_en hsterm_en general settings tri-state drivers xxbxb01bxbxb0b0b0b0b0b power-up or vbus < v sessend 01b0b00b1b1b0b0b1b1b0b host settings host chirp 00b0b10b1b1b0b0b1b1b1b host hi-speed 00b0b00b1b1b0b0b1b1b1b host full speed x1b1b00b1b1b0b0b1b1b0b host hs/fs suspend 01b1b00b1b1b0b0b1b1b0b host hs/fs resume 01b1b10b1b1b0b0b1b1b0b host low speed 10b1b00b1b1b0b0b1b1b0b host ls suspend 10b 1b 00b 1b 1b 0b 0b 1b 1b 0b host ls resume 10b1b10b1b1b0b0b1b1b0b host test j/test_k 00b0b10b1b1b0b0b1b1b1b peripheral settings peripheral chirp 00b 1b 10b 0b 0b 1b 0b 0b 0b 0b peripheral hs 00b 0b 00b 0b 0b 0b 0b 0b 0b 1b peripheral fs 01b 1b 00b 0b 0b 1b 0b 0b 0b 0b peripheral hs/fs suspend 01b 1b 00b 0b 0b 1b 0b 0b 0b 0b peripheral hs/fs resume 01b 1b 10b 0b 0b 1b 0b 0b 0b 0b peripheral ls 10b 1b 00b 0b 0b 0b 1b 0b 0b 0b peripheral ls suspend 10b 1b 00b 0b 0b 0b 1b 0b 0b 0b peripheral ls resume 10b 1b 10b 0b 0b 0b 1b 0b 0b 0b
? 2014-2015 microchip technology inc. ds00001792b-page 19 USB3320 note 1: this is the same as table 40, sectio n 4.4 of the ulpi 1.1 specification. 2: USB3320 does not support operation as an upstream hub port. see section 6.2.4.3, "utmi+ level 3" . note 5-1 the transceiver operation is not ensur ed in a combination that is not defined. the USB3320 uses the 27% resistor ecn resistor tolerances. the resistor values are shown in table 4-5 . 5.3 bias generator this block consists of an internal bandgap reference circuit used for generating the driver current and the biasing of the analog circuits. this block requires an external 8.06k , 1% tolerance, reference resistor connected from rbias to ground. this resistor should be placed as close as possibl e to the USB3320 to minimize the trace length. the nominal voltage at rbias is 0.8v +/- 10% and therefore the resistor will dissipate approximately 80 w of power. 5.4 integrated low jitter pll the USB3320 uses an integrated low ji tter phase locked loop (pll) to provide a clean 480mhz clock required for hs usb signal quality. this clock is used by the transceiver during both transmit and receive. the USB3320 pll requires an accurate frequency reference to be driven on the refclk pin. 5.4.1 refclk mode selection the USB3320 is designed to operate in one of two available modes as shown in ta b l e 5 - 2 . in the first mode, a 60mhz ulpi clock is driven on the refclk pin as described in section 5.4.1.1 . in the second mode, the USB3320 generates the ulpi clock as described in section 5.4.1.2 . when using the second mode, the fr equency of the reference clock is configured by refsel[2] , refsel[1] and refsel[0] as described in section 5.10 . during start-up, the USB3320 monitors the clkout pin to determine which mode has been configured as described in section 5.4.1.1 . peripheral test j/test k 00b 0b 10b 0b 0b 0b 0b 0b 0b 1b otg device, peripheral chirp 00b 1b 10b 0b 1b 1b 0b 0b 1b 0b otg device, peripheral hs 00b 0b 00b 0b 1b 0b 0b 0b 1b 1b otg device, peripheral fs 01b 1b 00b 0b 1b 1b 0b 0b 1b 0b otg device, peripheral hs/fs suspend 01b 1b 00b 0b 1b 1b 0b 0b 1b 0b otg device, peripheral hs/fs resume 01b 1b 10b 0b 1b 1b 0b 0b 1b 0b otg device, peripheral test j/test k 00b 0b 10b 0b 1b 0b 0b 0b 1b 1b any combination not defined above note 5- 1 0b 0b 0b 0b 0b table 5-2: refclk modes mode refclk frequency ulpi clock description ulpi input clock mode 60mhz sourced by link, driven on the refclk pin ulpi output clock mode table 5-10 sourced by USB3320 at the clkout pin table 5-1: dp/dm termination vs. signaling mode (continued) signaling mode ulpi register settings USB3320 termination resistor settings xcvrselect[1:0] termselect opmode[1:0] dppulldown dmpulldown rpu_dp_en rpu_dm_en rpd_dp_en rpd_dm_en hsterm_en
USB3320 ds00001792b-page 20 ? 2014-2015 microchip technology inc. the system must not dr ive voltage on the clkout pin following por or hardware reset that exceeds the value of v ih_ed provided in ta b l e 4 - 4 . 5.4.1.1 ulpi input clock mode (60mhz refclk mode) when using ulpi input clock mode, the link must suppl y the 60mhz ulpi clock to the USB3320. as shown in figure 5- 2 , the 60mhz ulpi clock is connected to the refclk pin, and the clkout pin is tied high to vddio . a simplified schematic using the ulpi input clock mode is shown in figure 8-2 . after the pll has locked to the correct frequency, the USB3320 will de-assert dir and the link can begin using the ulpi interface. the USB3320 is ensured to start the clock within the time specified in table 4-2 . for host applications, the ulpi autoresume bit should be enabled. this is described in section 6.2.4.4 . refsel[2] , refsel[1] and refsel[0] should all be tied to vdd io for ulpi inpu t clock mode. 5.4.1.2 ulpi output clock when using ulpi output clock mode, the USB3320 generates the 60mhz ulpi clock used by the link. the frequency of the reference clock is configured by refsel[2] , refsel[1] and refsel[0] as described in ta b l e 5 - 1 0 . as shown in figure 5-3 , the clkout pin sources the 60mhz ulpi clock to the link. figure 5-2: configuring the usb332x for ulpi input cl ock mode (60 mhz) figure 5-3: configuring the usb3 32x for ulpi output clock mode clkout refclk ~ ~ ~ ~ phy clock source to pll link ulpi clk out reference clk in vddio clkout refclk ~ ~ ~ ~ phy from pll clock source to pll link ulpi clk in
? 2014-2015 microchip technology inc. ds00001792b-page 21 USB3320 in this mode, the refclk pin may be driven at the reference clock frequenc y. alternatively, the internal oscillator may be used with an external crystal or resonator as shown in figure 5-4 . an example of ulpi output clock mode is shown in figure 8-1 . after the pll has locked to the correct frequency, the USB3320 generates the 60mhz ulpi clock on the clkout pin, and de-asserts dir to indicate that the pll is locked. the USB3320 is ensured to start the clock within the time specified in ta b l e 4 - 2 , and it will be accurate to within 50 0ppm. for host applications the ulpi autoresume bit should be enabled. this is described in section 6.2.4.4 . when using ulpi output clock mode, the edges of the referenc e clock do not need to be aligned in any way to the ulpi interface signals; in other words, there is no need to align the phase of the refclk and the clkout . 5.4.2 refclk amplitude the reference clock is connected to the refclk pin as shown in the application diagrams, figure 8-1 , figure 8-2 and figure 8-3 . the refclk pin is designed to be driven wit h a square wave from 0v to v dd18 , but can be driven with a square wave from 0v to as high as 3.6v. t he USB3320 uses only the positive edge of the refclk . if a digital reference is not available, the refclk pin can be driven by an analog sine wave that is ac coupled into the refclk pin. if using an analog clock, the dc bi as should be set at the mid-point of the vdd18 supply using a bias circuit as shown in figure 5-5 . the amplitude must be greater than 300mv peak to peak. the component values pro- vided in figure 5-5 are for example only. the actual values shoul d be selected to satisfy system requirements. the refclk amplitude must comply with t he signal amplitudes shown in ta b l e 4 - 4 and the duty cycle in ta b l e 4 - 2 . figure 5-4: ulpi output clock mode figure 5-5: example of circuit used to shift a reference clock common- mode voltage level clkout refclk ~ ~ ~ ~ phy from pll link ulpi clk in resonator crystal and caps - or - xo c load internal oscillator to pll clock 47k 47k 0.1uf vdd18 to refclk pin
USB3320 ds00001792b-page 22 ? 2014-2015 microchip technology inc. 5.4.3 refclk jitter the USB3320 is tolerant to jitter on the reference clock. the refclk jitter should be limited to a peak to peak jitter of less than 1ns over a 10us time interval. if this level of jitter is exceeded when configured for either ulpi input clock mode or ulpi output clock mode, the u sb3320 hi-speed eye diagram may be degraded. the frequency accuracy of the refclk must me et the +/- 500ppm requirement as shown in ta b l e 4 - 2 . 5.4.4 refclk enable/disable the refclk should be enabled when the resetb pin is brought high. the ulpi in terface will start running after the time specified in ta b l e 4 - 2 . if the refclk enable is delayed relative to the resetb pin, the ulpi interface will start operation delayed by the same amount. the refclk can be run at anytime the resetb pin is low without causing the USB3320 to start-up or draw current. when the USB3320 is placed in low power mode or cark it mode, the refclk can be stopped after the final ulpi register write is complete. the stp pin is asserted to bring the USB3320 out of low power mode. the refclk should be started at the same time stp is asserted to minimize the USB3320 start-up time. if the refclk is stopped while clkout is running, the pll will come out of lock and the frequency of the clkout signal will decrease to the minimum allowed by the pll design. if the refclk is stopped during a usb session, the session may drop. 5.5 internal regulators and por the USB3320 includes integrated power management functions, including a low- dropout regulator that can be used to generate the 3.3v usb supply, and a por generator described in section 5.5.2 . 5.5.1 integrated low dropout regulator the USB3320 has an integrated linear regulator. power sourced at the vbat pin is regulated to 3.3v and the regulator output is on the vdd33 pin. to ensure stability, the regulator requires an external bypass capacitor (c out) as specified in table 4-9 placed as close to the pin as possible. the USB3320 regulator is designed to generate a 3.3 volt supply for the USB3320 only. using the regulator to provide current for other circuits is not recommended and microchi p does not support usb perfor mance or regulator stability. during usb uart mode the regulator output voltage can be changed to allow the USB3320 to work with uarts oper- ating at different operating volt ages. the regulator output is configured to the voltages shown in ta b l e 4 - 9 with the uart regoutput[1:0] bits in the usb io & power management register. the USB3320 regulator can be powered in the three methods as shown below. for usb peripheral, host, and otg operations the regulator can be connected as shown in figure 5-6 or figure 5-7 below. for otg operation, the vdd33 supply on the USB3320 must be powered to detect devices attaching to the usb connector and detect a srp during an otg session. when using a battery to supply the u sb3320, the battery voltage must be within the range of 3.1v to 5.5v.
? 2014-2015 microchip technology inc. ds00001792b-page 23 USB3320 the USB3320 can be powered from an external 3.3v supply as shown below in figure 5-7 . when using the external supply, both the vbat and vdd33 pins are connected together. the bypass capacitor, c byp , is recommended when using the external supply. for peripheral only or host only operation, the vbat supply shown below in figure 5-8 may be connected to the vbus pin of the usb connector for bus powered applications. in this configuration, external over voltage protection is required to protect the vbat supply from any transient voltage present at the vbus pin of the usb connector. figure 5-6: powering the USB3320 from a battery figure 5-7: powering the us b3320 from a 3.3v supply vbus vdd33 vbat gnd ldo ~ ~ ~ ~ phy to otg c out vbus to usb con. r vbus vbus vdd33 vbat gnd ldo ~ ~ ~ ~ phy to otg c byp vdd 3.3v vbus to usb con. r vbus
USB3320 ds00001792b-page 24 ? 2014-2015 microchip technology inc. the vbat input must never be exposed to a voltage that exceeds v vbat . (see ta b l e 3 - 2 ) 5.5.2 power on reset (por) the USB3320 provides a por circuit that g enerates an internal reset pulse after the vdd18 supply is stable. after the internal por goes high and the resetb pin is high, the USB3320 will release from reset and begin normal ulpi oper- ation as described in section 5.5.4 . the ulpi registers will power up in their default state summarized in table 7-1 when the 1.8v supply is brought up. cycling the 1.8 volt power supply will reset th e ulpi registers to their default states. the resetb pin can also be used to reset the ulpi registers to their defau lt state (and reset all internal state ma chines) by bringing the pin low for a min- imum of 1 microsecond and then high. the link is not required to assert the resetb pin. a pull-down resistor is not present on the resetb pin and therefore the link must drive the resetb pin to the desired state at all times (i ncluding system start-up) or connect the resetb pin to vddio. 5.5.3 recommended power supply sequence for usb operation the USB3320 requires the vbat , vdd33 , vddio and vdd18 supples. vbat , vdd33 , and vdd18 can be applied in any order. the vdd18 supply must be turned on and stable before the vddio supply is applied. this does not apply in cases where the vdd18 and vddio supply pins are tied together. when the vbat supply is applied, the integrated regula tor will automatically start-up and regulate vbat to vdd33 . if the vdd33 supply is powered and the vdd18 supply is not powered, the 3.3v circuits are powered off and the vdd33 current will be limited as shown in ta b l e 4 - 1 . the ulpi interface will start operating after the vdd18 and vddio supplies are applied and the resetb pin is brought high. the resetb pin must be held low until the vdd18 and vddio supplies are stable. if the link is not ready to interface the USB3320, the link may choose to hold the resetb pin low until it is ready to control the ulpi interface. figure 5-8: powering the USB3320 from vbus table 5-3: operating mode vs. power supply configuration vdd33 vdd18 resetb operating modes available 0 0 0 powered off 0 1 0 reset mode. 0 1 1 in this configuration the ulpi interface is available and can be programed into all operating modes described in section 6.0, "ulpi operation" . all usb signals will read 0. 1 0 x in this mode the ulpi interfac e is not active and the circuits powered from the vdd33 supply are turned off and the current will be limited to the reset mode current. ( note 5-2 ) vbus vdd33 vbat gnd ldo ~ ~ ~ ~ phy to otg c out ovp vbus to usb con. r vbus
? 2014-2015 microchip technology inc. ds00001792b-page 25 USB3320 note 5-2 vddio must be powered to tri-state the ul pi interface in this configuration. 5.5.4 start-up the power on default state of the USB3320 is ulpi sy nchronous mode. the USB3320 requires the following conditions to begin operation: the power supplies must be stable, the refclk must be present and the resetb pin must be high. after these conditions are met, the USB3320 will begin ulpi operation that is described in section 6.0, "ulpi opera- tion" . figure 5-9 below shows a timing diagram to illustrate the star t-up of the USB3320. at t0, the supplies are stable and the USB3320 is held in reset mode. at t1, the link drives resetb high after the refclk has started. the resetb pin may be brought high asynchronously to refclk . at this point the USB3320 will drive idle on the data bus and assert dir until the internal pll has locked. after the pll has locked, the USB3320 will check that the link has de-asserted stp and at t2 it will de-assert dir and begin ulpi operation. the ulpi bus will be available as shown in figure 5-9 in the time defined as t start given in table 4-2 . if the refclk signal starts after the resetb pin is brought high, then time t0 will begin when refclk starts. t start also assumes that the link has de-asserted stp . if the link has held stp high the USB3320 will hold dir high until stp is de- asserted. when the link de-a sserts stp, it must drive a ulpi idle one cycle after dir de-asserts. 1 1 0 reset mode 1 1 1 full usb operation as described in section 6.0, "ulpi operation" . note: anytime vbat is powered per table 3-2 , the vdd33 pin will be powered up. figure 5-9: ulpi start-up timing table 5-3: operating mode vs. power supply configuration (continued) vdd33 vdd18 resetb operating modes available dir resetb stp t start refclk t1 t2 t0 supplies stable phy drives idle data[7:0] refclk valid phy tri-states phy tri-states phy drives high link drives low rxcmd idle idle
USB3320 ds00001792b-page 26 ? 2014-2015 microchip technology inc. 5.6 usb on-the-go (otg) the USB3320 provides full support for usb otg protocol. otg allows the u sb3320 to be dynamically configured as a host or device depending on the type of cable inserted into the receptacle. when the micro-a plug of a cable is inserted into the micro-ab receptacle, the usb device becomes the a-device. when a micro-b plug is inserted, the device becomes the b-device. the otg a-device behaves similar to a host while the b-device behaves similar to a peripheral. the differences are covered in the ?on- the-go supplement to the usb 2.0 spec ification?. in applications where only host or device is required, the otg module is unused. 5.6.1 id resistor detection the id pin of the usb connector is monitored by the id pin of the USB3320 to detect th e attachment of different types of usb devices and cables. for device only appl ications that do not use the id signal the id pin should be connected to vdd33 . the block diagram of the id detection circuitry is shown in figure 5-10 and the related parameters are given in table 4-7 . 5.6.1.1 usb otg operation the USB3320 can detect id grounded and id floating to determine if an a or b cable has been inserted. the a plug will ground the id pin while the b plug will float the id pin. these are the only two valid st ates allowed in the otg protocol. to monitor the status of the id pin, the link activates the idpullup bit in the otg control register, waits 50ms and then reads the status of the idgnd bit in the usb interrupt status register. if an a cable has been inserted the idgnd bit will read 0. if a b cable is inserted, the id pin is floating and the idgnd bit will read 1. the USB3320 provides an integrated weak pull-up resistor on the id pin, r idw . this resistor is present to keep the id pin in a known state when the idpullup bit is disabled and the id pin is floated. in addition to keeping the id pin in a known state, it enables the USB3320 to generate an interr upt to inform the link when a cable with a resistor to ground has been attached to the id pin. the weak pull-up is small enough that the largest valid rid resistor pulls the id pin low and causes the idgnd comparator to go low. after the link has detected an id pin state change, the rid converter can be used to determine the resistor value as described in section 5.6.1.2 . figure 5-10: USB3320 id re sistor detection circuitry idpullup idgnd v ref idgnd r id =100k r idw >1m idfloat id ~ ~ ~ ~ otg module vdd33 to usb con. ridvalue v ref idfloat idgnd rise or idgnd fall idfloatrise or idfloatfall rid adc idgnddrv en en
? 2014-2015 microchip technology inc. ds00001792b-page 27 USB3320 5.6.1.2 measuring id resistance to ground the link can used the integrated resistance measurement ca pabilities to determine the value of an id resistance to ground. ta b l e 5 - 4 lists the valid values of resistance, to ground, that the USB3320 can detect. the rid resistance can be read while the USB3320 is in sy nchronous mode. when a resistor to ground is attached to the id pin, the state of the idgnd comparator will change. after the link has detected id transition to ground, it can use the methods described in section 6.6 to operate the rid converter. 5.6.1.3 using idfloat comparator the id pin can be either grounded, floated, or connected to ground with a 102k ? external resistor. to detect the 102k resistor, set the idpullup bit in the otg control register, causing the USB3320 to apply the 100k internal pull-up con- nected between the id pin and vdd33. set the idfloatrise and idfloatfall bits in both the usb interrupt enable rising and usb interrupt enable falling registers to enable the idfloat comparat or to generate an rxcmd to the link when the state of the idfloat changes. as described in figure 6-3 , the alt_int bit of the rxcmd will be set. the values of idgnd and idfloat are shown for the three types cables that can attach to the usb connector in ta b l e 5 - 5 . to save current when an a plug is inserted, the internal 102k ? pull-up resistor can be disabled by clearing the idpullup bit in the otg control register and the idfloatrise and idfloatfall bits in both the usb interrupt enable rising and usb interrupt enable falling registers. if the cable is removed the weak r idw will pull the id pin high. the idgnd value can be read using the ulpi usb interrupt status register, bit 4. in host mode, it can be set to generate an interrupt when idgnd changes by setting the appropriate bits in the usb interrupt enable rising and usb interrupt enable falling registers. the idfloat value can be read by reading the ulpi carkit interrupt status register bit 0. table 5-4: valid values of id resistance to ground id resistance to ground rid value ground 000 75 ? +/-1% 001 102k ? +/-1% 010 200k ? +/-1% 011 440k ? +/-1% 100 floating 101 note: idpullup = 0 note: the ulpi specification details a method to detect a 102k ? resistance to ground using the idfloat compar- ator. this method can only detect 0ohms, 102k ? , and floating terminations of the id pin. due to this limita- tion it is recommended to use the rid converter as described in section 5.6.1.2 . table 5-5: idgnd and idfloat vs. id resistance to ground id resistance idgnd idfloat float 1 1 102k 1 0 gnd 0 0 note: the ulpi register bits idpullup , idfloatrise, and idfloatfall should be enabled. note: the idgnd switch has been provided to ground the id pin for future applications.
USB3320 ds00001792b-page 28 ? 2014-2015 microchip technology inc. 5.6.2 vbus monito r and pulsing the USB3320 includes all of the vbus comparators required for otg. the vbusvld, sessvld, and sessend compar- ators shown in figure 5-11 are fully integrated into the USB3320. thes e comparators are used to monitor changes in the vbus voltage, and the state of each comparator can be read from the usb interrupt status register. the vbusvld comparator is used by the link, when configur ed as an a device, to ensure that the vbus voltage on the cable is valid. the sessvld comparator is used by the link when configured as both an a or b device to indicate a ses- sion is requested or valid. finally the sessend comparator is used by the b-device to indicate a usb session has ended. also included in the vbus monitor and pulsing block are the resistors used for vbus pulsing in srp. the resistors used for vbus pulsing include a pull-down to ground and a pull-up to vdd33. in some applications, voltages much greater than 5.5v ma y be present at the vbus pin of the usb connector. the USB3320 includes an overvoltage prot ection circuit that protects the vbus pin of the USB3320 from excessive voltages as described in section 5.6.2.6 , and shown in figure 5-11 . 5.6.2.1 sessend comparator the sessend comparator is designed to trip when vbus is le ss than 0.5 volts. when vbus goes below 0.5 volts the usb session is considered to be ended, and sessend will trans ition from 0 to 1. the sessend comparator can be dis- abled by clearing this bit in both the usb interrupt enable rising and usb interrupt enable falling registers. when dis- abled, the sessend bit in the usb interrupt status register will read 0. the sessend comparator trip points are detailed in table 4-7 . 5.6.2.2 sessvld comparator the sessvld comparator is used when the transceiver is conf igured as both an a and b device. when configured as an a device, the sessvld is used to detect session request protocol (srp). when configur ed as a b device, sessvld is used to detect the presence of vbus. the sessvld interru pts can be disabled by clearing this bit in both the usb inter- figure 5-11: USB3320 otg vbus block r vpd vbusvalid sessvalid sessend dischrgvbus 0.5v 1.4v 4.575v vbus ~ ~ ~ ~ vdd33 phy to usb con. sessend rise or sessend fall vbusvalid rise or vbusvalid fall rxcmd vbusvalid indicatorcomplement [useexternalvbusindicator, indicatorpassthru] [0, x] [1, 0] [1, 1] extvbus (logic 1) r vb r vpu chrgvbus vbus overvoltage protection r vbus en en
? 2014-2015 microchip technology inc. ds00001792b-page 29 USB3320 rupt enable rising and usb interrupt enable falling registers. when the interrupts are disabled, the sessvld compar- ator is not disabled and its state can be read in the usb interrupt status register. the sessvld comparator trip point is detailed in ta b l e 4 - 7 . 5.6.2.3 vbusvld comparator the final vbus comparator is the vbusvld comparator. th is comparator is only used when the USB3320 is configured as an a-device. in the usb protocol the a-device supplies th e vbus voltage and is responsible to ensure it remains within a specified voltage range. the vbus vld comparator can be disabled by clearing this bit in both the usb interrupt enable rising and usb interrupt enable falling registers. when disabled, bit 1 of the usb interrupt status register will return a 0. the vbusvld comparator trip points are detailed in table 4-7 . the internal vbusvalid comparator is designed to ensure the vbus voltage remains above 4.4v. the USB3320 includes the external vbus valid indicator logic as detail in the ulpi specificat ion. the external vbus valid indicator is tied to a logic one. the decoding of this logic is shown in ta b l e 5 - 6 below. by default this logic is disabled. note 5-3 a peripheral should not use vbusvld to begin operation. the peripheral should use sessvld because the internal vbusvld threshold can be above the vbus voltage required for usb peripheral operation. 5.6.2.4 vbus pulsing with pull -up and pull-down resistors in addition to the internal vbus comparators, the usb33 20 also includes the integrated vbus pull-up and pull-down resistors used for vbus pulsing during otg session request protocol. to discharge the vbus voltage so that a ses- sion request can begin, the USB3320 provides a pull-down resi stor from vbus to ground. this resistor is controlled by the dischargevbus bit 3 of the otg control register. the pull-up resistor is connected between vbus and vdd33. this resistor is used to pull vbus above 2.1 volts so th at the a-device knows that a usb session has been requested. the state of the pull-up resistor is controlled by the bit 4 chargevbus of the otg control register. the pull-up and pull- down resistor values are detailed in table 4-7 . the internal vbus pull-up and pull-down resistors are designed to include the r vbus external resistor in series. this external resistor is used by the vbu s overvoltage protection described below. 5.6.2.5 vbus input impedance the otg supplement requires an a-device that supports session request protoc ol to have a vbus input impedance less than 100k ? and greater the 40k ? to ground. the USB3320 provides a 75k ? resistance to ground, r vb . the r vb resistor tolerance is detailed in ta b l e 4 - 7 . note: the otg supplement specifies a voltage range for a-device session valid and b-device session valid comparator. the USB3320 transceiver combines the two comparators into one and uses the narrower threshold range. table 5-6: external vbus indicator logic typical application use external vbus indicator indicator pass thru indicator complement rxcmd vbus valid encoding source otg device 0 x x internal vbusvld comparator (default) 1 1 0 fixed 1 1 1 1 fixed 0 1 0 0 internal vbusvld comparator. 1 0 1 fixed 0 standard host 1 1 0 fixed 1 1 1 1 fixed 0 standard peripheral 0 x x internal vbusvld comparator. this information should not be used by the link. ( note 5-3 )
USB3320 ds00001792b-page 30 ? 2014-2015 microchip technology inc. 5.6.2.6 vbus overvoltage protection the USB3320 provides an integrated over voltage protection circuit to protect the vbus pin from exce ssive voltages that may be present at the usb connector. the overvolta ge protection circuit works with an external resistor (r vbus ) by drawing current across the resistor to reduce the voltage at the vbus pin. when voltage at the vbus pin exceeds 5.5v, the overvoltage protection block will sink current to ground until vbus is below 5.5v. the current drops the excess voltage across r vbus and protects the USB3320 vbus pin. the required r vbus value is dependent on the operating mode of the USB3320 as shown in table 5-7 . the overvoltage protection circuit is designed to protect the USB3320 from continuous voltages up to 30v on the r vbus resistor. the r vbus resistor must be sized to handle the power dissipated across the resistor. the resistor power can be found using the equation below: for example, protecting a peripheral or devic e only application to 15v would require a 10k ? r vbus resistor with a power rating of 0.01w. to protect an otg product to 15v would require a 1k ? r vbus resistor with a power rating of 0.1w. 5.6.3 driving external vbus the USB3320 monitors vbus as described in vbus monitor and pulsing . for otg and host applications, the system is required to source 5 volts on vbus. the USB3320 full y supports vbus power control using an external vbus switch as shown in figure 8-3 . the USB3320 provides an active high control signal, cpen , that is dedicated to controlling the vbus supply when configured as an a-device. cpen is asserted by setting the drvvbus or drvvbusexternal bit of the otg control register. to be compatible with link designs that support both internal and external vbus supplies the drvvbus and drvvbusexternal bits in the otg control register are or?d together. this enables the link to set either bit to access the external vbus enable ( cpen ). this logic is shown in figure 5-12 . drvvbus and drvvbusexternal are set to 0 on power on reset (por) as shown in section 7.1.1.7 . table 5-7: required r vbus resistor value operating mode r vbus device only 10k ? 5% otg capable 1k ? 5% host useexternalvbusindicator = 1 10k ? 5% p rvbus vprotect 5.0 ? () 2 r vbus ------------------------------------------- - = where: ? vprotect is the vbus protection required ?r vbus is the resistor value, 1k ? or 10k ? . ?p rvbus is the required power rating of r vbus
? 2014-2015 microchip technology inc. ds00001792b-page 31 USB3320 5.7 usb uart support the USB3320 provides support for the usb uart interface as detailed in the ulpi specification and the former cea- 936a specification. the USB3320 can be placed in uart mode using the method described in section 6.5 , and the regulator output will automatically switch to the value configured by the uart regoutput bits in the usb io & power management register. while in uart mode, the linestate signals cannot be monitored on the data[0] and data[1] pins. 5.8 usb charger detection support to support the detection and identification of different type s of usb chargers the USB3320 provides integrated pull-up resistors, r cd , on both dp and dm. these pull-up resistors along with the single ended receivers can be used to help determine the type of usb charger attached. reference info rmation on implementing charger detection is provided in microchip application note an 19.7 - batter y charging using microchip usb transceivers. 5.9 usb audio support the USB3320 provides two low resistance analog switches that allow analog audio to be multiplexed over the dp and dm terminals of the usb connector. the audio switches are shown in figure 5.1 . the electrical characteristics of the usb audio switches are provided in ta b l e 4 - 8 . figure 5-12: USB3320 drives control signal (cpen ) to external vbus switch table 5-8: usb weak pull-up enable resetb dp pullup enab le dm pullup enable 00 0 1 chargerpullupenabledp chargerpullupenabledm note: chargerpullupenabledp and chargerpullupenabledm are enabled in the usb io & power management register. note: the USB3320 supports ?usb digital audio? through t he usb protocol in ulpi and usb serial modes described in section 6.0 . vbus switch out en in 5v usb transceiver vbus usb connector dm dp vbus r vbus cpen link controller cpen logic drvvbusexternal drvvbus dm dp ulpi +5v vbus supply
USB3320 ds00001792b-page 32 ? 2014-2015 microchip technology inc. during normal usb operation the switc hes are off. when usb audio is desired the switches can be turned ?on? by enabling the spkleften, spkrighten, or micen bits in the carkit control register as described in section 6.5.2 . these bits are disabled by default. the usb audio s witches can also be enabled by asserting the resetb pin or removing the voltage at vdd18 as shown in table 5-9 . while using the usb switches, vdd18 is not required, but 3.3v must be present at vdd33 . the integrated 3.3v ldo regulator may be used to generate vdd33 from power applied at the vbat pin. in addition to usb audio support the switches can also be used to multiplexed a second fs usb transceiver to the usb connector. the signal quality will be degraded slightly due to the ?on? resistance of the switches. the USB3320 single- ended receivers described in section 5.2.1 are disabled when either usb audio switch is enabled. the USB3320 does not provide the dc bias for the audio signals. the spk_r and spk_l pins should be biased to 1.65v when audio signals are routed through the USB3320. this dc bias is necessary to prevent the audio signal from swinging below ground and being clipped by esd diodes. when the system is not using the usb audio switches, the spk_r and spk_l pins should not be connected. 5.10 reference frequency selection the USB3320 is configured for the desired reference frequency by the refsel[2] , refsel[1] and refsel[0] pins. if a pin is connected to vddio, the value of ?1? is assigned. connect the pin to ground to assign a ?0.? when using the ulpi input clock mode (60mhz refclk mode) , the reference frequency is always fixed at 60 mhz. eight reference clock frequencies are available as described in ta b l e 5 - 1 0 . table 5-9: usb audio switch enable resetb vdd18 dp switch en able dm switch enable x011 0111 11 spkleften spkrighten or micen note: spkleften, spkrighten, and micen are enabled in the carkit control register. table 5-10: configuration to select reference clock frequency configuration pins description refsel[2] refsel[1] refsel[0 ] reference frequency 0 0 0 52 mhz 0 0 1 38.4 mhz 0 1 0 12 mhz 0 1 1 27 mhz 1 0 0 13 mhz 1 0 1 19.2 mhz 1 1 0 26 mhz 1 1 1 24 mhz
? 2014-2015 microchip technology inc. ds00001792b-page 33 USB3320 6.0 ulpi operation 6.1 overview the USB3320 uses the industry standard ulpi digital interf ace to facilitate communication between the usb trans- ceiver (phy) and link (device controller). the ulpi interface is designed to reduce the number of pins required to con- nect a discrete usb transceiver to an asic or digital cont roller. for example, a full utmi+ level 3 otg interface requires 54 signals while a ulpi interface requires only 12 signals. the ulpi interface is documented completely in the ?utmi+ low pin interface (ulpi) specification revision 1.1?. the following sections describe the operating m odes of the USB3320 digital interface. figure 6-1 illustrates the block diagram of the ulpi digital functi ons. it should be noted that this USB3320 does not use a ?ulpi wrapper? around a utmi+ phy core as the ulpi specification implies. the advantage of a ?wrapper less? architecture is that t he USB3320 has a lower usb latency than a design which must first register signals into the phy?s wrapper before the trans fer to the phy core. a low latency phy allows a link to use a wrapper around a utmi link and still make the required u sb turn-around timing given in the usb 2.0 specification. figure 6-1: ulpi di gital block diagram note: the ulpi interface is a wrapperless design. por ulpi register array interrupt control 6pinserial mode xcvrselect[1:0] termselect opmode[1:0] reset suspendm 3pinserial mode clocksuspendm autoresume dischrgvbus chrgvbus idgnddrv spkleften spkrighten/micen dppulldown dmpulldown swapdp/dm carkitmode regoutput[1:0] chargerpullupendp chargerpullupendm txden rxden indicator complement indicator pass thru useexternal vbus indicator idpullup linestates[1:0] hostdisconnect interface protect disable vbusvalid sessionvalid sessionend idgnd idfloat ridcon...start ridvalue[2:0] ridcon...done data[7:0] high speed tx full speed tx low speed tx high speed data recovery full / low speed data recovery ulpi protocol block hs tx data fs/ls tx data hs rx data fs/ls data dir nxt stp tx data rx data usb transmit and receive logic ulpi register access resetb ulpi interupt rid state machine to rx analog to tx analog transceiver control to otg analog to usb audio analog
USB3320 ds00001792b-page 34 ? 2014-2015 microchip technology inc. rxenddelay maximum allowed by the ut mi+/ulpi for 8-bit data is 63 high spee d clocks. USB3320 uses a low latency high speed receiver path to lower the rxenddelay to 43 high speed clocks. this low latency design gives the link more cycles to make decisions and reduces the link complexity. this is the result of the ?wrapper less? architecture of the USB3320. this low rxenddelay should allow legacy utmi li nks to use a ?wrapper? to convert the utmi+ interface to a ulpi interface. in figure 6-1 , a single ulpi protocol block decodes the ulpi 8-bit bi-directional bus when the link addresses the phy. the link must use the dir output to determine direction of the ulpi data bus. the USB3320 is the ?bus arbitrator?. the ulpi protocol block will route data/commands to the transmitter or the ulpi register array. 6.1.1 ulpi interface signals the utim+ low pin interface (ulpi) uses twelve pins to co nnect a full otg host / device usb transceiver to an soc. a reduction of external pins on the transceiver is accomplished by realizing that many of t he relatively static configura- tion pins (xcvrselect[1:0], termselect, opmode[1:0], and dppulldown dmpulldown to list a few,) can be implemented by having an internal static register array. an 8-bit bi-directional data bus clocked at 60mhz allows the li nk to access this internal register array and transfer usb packets to and from the transceiver. the remaining 3 pins fu nction to control the data flow and arbitrate the data bus. direction of the 8-bit data bus is controlled by the dir output from the transceiver. another output, nxt , is used to control data flow into and out of the device. finally, stp , which is in input to the transceiver, terminates transfers and is used to start up and resume from low power mode. the twelve signals are described below in table 6-1 . USB3320 implements a single data rate (sdr) ulpi in terface with all data transfers happening on the rising edge of the 60mhz ulpi clock while operating in synchronous mode. the direction of the data bus is determined by the state of dir . when dir is high, the transceiver is driving data[7:0] . when dir is low, the link is driving data[7:0] . each time dir changes, a ?turn-around? cycle occurs where neither the link nor transceiver drive the data bus for one clock cycle. during the ?tur n?around?cycle, the state of data[7:0] is unknown and the transceiver will not read the data bus. because usb uses a bit-stuffing encoding, some means of al lowing the transceiver to thro ttle the usb transmit data is needed. the ulpi signal nxt is used to request the next byte to be placed on the data bus by the link layer. the ulpi interface supports the two basic modes of operation: synchronous mode and asynchronous modes that include low power mode, serial modes, and carkit mode. in synchronous mode, all signals change synchronously with the 60mhz ulpi clock. in asynchronous modes the clock is off and the ulpi bus is redefined to bring out the signals required for that particular mode of operations. the descripti on of synchronous mode is described in the following sec- tions while the descriptions of the asynchronous modes are described in section 6.3 , section 6.4 , and section 6.5 . table 6-1: ulpi interface signals signal direction description clk i/o 60mhz ulpi clock. all ulpi signals are driven synchronous to the rising edge of this clock. this clock can be either driven by the transceiver or the link as described in section 5.4.1 data[7:0] i/o 8-bit bi-directional data bus. bus ownership is determined by dir. the link and transceiver initiate data transfers by driv ing a non-zero pattern onto the data bus. ulpi defines interface timing for a single-e dge data transfers with respect to rising edge of the ulpi clock. dir out controls the direction of the data bus. when the transceiver has data to transfer to the link, it drives dir high to take ownership of the bus. when the transceiver has no data to transfer it drives dir low and monitors the bus for commands from the link. the transceiver will pull dir high whenever the interface cannot accept data from the link, such as during pll start-up. stp in the link asserts stp for one clock cycle to stop the data stream currently on the bus. if the link is sending data to the transceiver, stp indicates the last byte of data was on the bus in the previous cycle. nxt out the transceiver asserts nxt to throttle the data. when the link is sending data to the transceiver, nxt indicates when the current byte has been accepted by the transceiver. the link places the next byte on the data bus in the following clock cycle.
? 2014-2015 microchip technology inc. ds00001792b-page 35 USB3320 6.1.2 ulpi interface timing in synchronous mode the control and data timing relationships are given in figure 6-2 and ta b l e 4 - 3 . all timing is relative to the rising clock edge of the 60mhz ulpi clock. 6.2 ulpi register access a command from the link begins a ulpi transfer from the li nk to the USB3320. before reading a ulpi register, the link must wait until dir is low, and then send a transmit comm and byte (txd cmd) byte. the txd cmd byte informs the USB3320 of the type of data being s ent. the txd cmd is followed by a data transfer to or from the USB3320. ta b l e 6 - 2 gives the txd command byte (txd cmd) encoding for the u sb3320. the upper two bits of the tx cmd instruct the transceiver as to what type of packet the link is transmit ting. the ulpi registers retain their contents when the trans- ceiver is in low power mode, full speed/low speed serial mode, or carkit mode. figure 6-2: ulpi single data rate timing diagram in synchronous mode table 6-2: ulpi txd cmd byte encoding command name cmd bits[7:6] cmd bits[5:0] command description idle 00b 000000b ulpi idle transmit 01b 000000b usb transmit packet with no packet identifier (nopid) 00xxxxb usb transmit packet identifier (pid) where data[3:0] is equal to the 4-bit pid. p 3 p 2 p 1 p 0 where p 3 is the msb. register write 10b xxxxxxb immediate register write command where: data[5:0] = 6-bit register address 101111b extended register write command where the 8-bit register address is available on the next cycle. register read 11b xxxxxxb immediate register read command where: data[5:0] = 6-bit register address 101111b extended register read command where the 8-bit register address is available on the next cycle. 60mhz ulpi - clk control in - stp data in - data[7:0] control out - dir, nxt data out - data[7:0] t sc t sd t hc t hd t dc t dc t dd
USB3320 ds00001792b-page 36 ? 2014-2015 microchip technology inc. 6.2.1 ulpi register write a ulpi register write operation is given in figure 6-3 . the txd command with a register write data[7:6] = 10b is driven by the link at t0. the register address is encoded into data[5:0] of the txd cmd byte. to write a register, th e link will wait until dir is low, and at t0, drive the txd cmd on the data bus. at t2 the transceiver will drive nxt high. on the next rising clock edge, t3, the link will write the register data. at t4, the transceiver will accept the register data and drive nxt low. the link will drive an idle on the bus and drive stp high to signal the end of the data packet. finally, at t5, the transceiver will latch the data into the register and the link will pull stp low. nxt is used to control when the link drives the register data on the bus. dir is low throughout this transaction since the transceiver is receiving data from the link. stp is used to end the transaction and data is registered after the de- assertion of stp . after the write operation completes, the link must drive a ulpi idle (00h) on the data bus or the USB3320 may decode the bus value as a ulpi command. a ulpi extended register write operation is shown in figure 6-4 . to write an extended register, the link will wait until dir is low, and at t0, drive the txd cmd on the data bus. at t2 the transceiver will drive nxt high. on the next clock t3 the link will drive the exte nded address. on the next rising clock edge, t4 , the link will write the register data. at t5, the transceiver will accept the register data and drive nxt low. the link will drive an idle on the bus and drive stp high to signal the end of the data packet. finally, at t5, the transceiver will latch the data into the register. the link will pull stp low. figure 6-3: ulpi register write in synchronous mode dir clk data[7:0] stp nxt txd cmd (reg write) idle reg data[n] idle ulpi register reg data [n-1] reg data [n] t0 t1 t2 t3 t5 t4 t6
? 2014-2015 microchip technology inc. ds00001792b-page 37 USB3320 6.2.2 ulpi register read a ulpi register read operation is given in figure 6-5 . the link drives a txd cmd byte with data[7:6] = 11h for a reg- ister read. data[5:0] of the ulpi txd command bye contain the register address. figure 6-4: ulpi extended regist er write in synchronous mode figure 6-5: ulpi register read in synchronous mode dir clk data[7:0] stp nxt txd cmd (extended reg write) idle reg data[n] idle ulpi register reg data [n-1] reg data [n] t0 t1 t2 t3 t5 t4 t6 extended address t7 dir clk data[7:0] stp nxt txd cmd reg read idle t0 reg data turn around turn around t1 t2 t3 t4 t5 t6 idle
USB3320 ds00001792b-page 38 ? 2014-2015 microchip technology inc. at t0, the link will place the txd cmd on the data bus. at t2, the transceiver will bring nxt high, signaling the link it is ready to accept the data transfer. at t3, the transceiver reads the txd cmd, determines it is a register read, and asserts dir to gain control of the bus. the transceiver will also de-assert nxt . at t4, the bus ownership has transferred back to the transceiver and the transceiver drives the requested register onto the da ta bus. at t5, the link will read the data bus and the transceiver will drop dir low returning control of the bus back to the link. after the turn around cycle, the link must drive a ulpi idle command at t6. a ulpi extended register r ead operation is shown in figure 6-6 .to read an extended register, the link writes the tx cmd with the address set to 2fh. at t2, the transceiver will assert nxt , signaling the link it is ready to accept the extended address. at t3, the link places the extended register address on the bus. at t4, the transceiver reads the extended address, and asserts dir to gain control of the bus. the transceiver will also de-assert nxt . at t5, the bus ownership has transferred back to the transceiver and the tran sceiver drives the requested r egister onto the data bus. at t6, the link will read the data bus and the transceiver will de-assert dir returning control of the bus back to the link. after the turn around cycle, the link must drive a ul pi idle command at t6. 6.2.3 ulpi rxcmd the ulpi link needs information which was provided by t he following pins in a utmi implementation: linestate[1:0], rxactive, rxvalid and rxerror. when implementing the otg functions, the vbus and id pin states must also be trans- ferred to the link. ulpi defines a receive command byte (rxcmd) that contai ns this information. the encoding of the rxcmd byte is given in the ta b l e 6 - 3 . transfer of the rxcmd byte occurs in synchronous mode when the transceiver has control of the bus. the ulpi pro- tocol block shown in figure 6-1 determines when to send an rxcmd. a rxcmd can occur: ? when a linestate change occurs. ? when vbus or id comparators change state. ? during a usb receive when nxt is low. ? after the USB3320 deasserts dir and stp is low during start-up ? after the USB3320 exits low power mode, serial modes, or carkit mode after detecting that the link has de- asserted stp , and dir is low. when a usb receive is occurring, rxcmd?s are sent whenever nxt = 0 and dir = 1. during a usb transmit, the rxcmd?s are returned to the link after stp is asserted. figure 6-6: ulpi extended regist er read in synchronous mode dir clk data[7:0] stp nxt txd cmd extended reg read idle t0 reg data turn around turn around t1 t2 t3 t4 t5 t6 idle extended address t7
? 2014-2015 microchip technology inc. ds00001792b-page 39 USB3320 if an rxcmd event occurs during a us b transmit, the rxcmd is blocked until stp de-asserts at the end of the transmit. the rxcmd contains the status that is current at the time the rxcmd is sent. note 1: an ?x? is a do not care and can be either a logic 0 or 1. 2: the value of vbusvalid is defined in table 5-6 . note 6-1 linestate: these bits in the rxcmd byte reflect the current state of the full-speed single ended receivers. linestate[0] directly reflects the current state of dp . linestate[1] directly reflects the current state of dm . when dp = dm =0 this is called "single ended zero" (se0). when dp = dm =1, this is called "single ended one" (se1). 6.2.4 USB3320 transmitter the USB3320 ulpi transmitter fully suppor ts hs, fs, and ls transmit operations. figure 6-1 shows the high speed, full speed, and low speed transmitter block controlled by ulpi pr otocol block. encoding of the usb packet follows the bit- stuffing and nrzi outlined in the usb 2. 0 specification. many of these functions are re-used between the hs and fs/ls transmitters. when using the USB3320, ta b l e 5 - 1 should always be used as a guideline on how to configure for various modes of operation. the tran smitter decodes the inputs of xcvrselect[1:0] , termselect , opmode[1:0] , dppulldown, and dmpulldown to determine what operation is expected. users must strictly adhere to the m odes of operation given in table 5-1 . several important functions for a device and host are designed into the transmitter blocks. the USB3320 transmitter will transmit a 32-bit long high speed sync before every high speed packet. in full and low speed modes a 8-bit sync is transmitted. when the device or host needs to chirp for high speed port negotiation, the opmode = 10b setting in the function con- trol register will turn off the bit-stuffing and nrzi encoding in the transmitter. at the e nd of a chirp, the USB3320 opmode bits should be changed only after the rxcmd linestate encodi ng indicates that the transmitter has completed transmit- ting. should the opmode be switched to normal bit-stuffing and nrzi encoding before the transmit pipeline is empty, the remaining data in the pipeline may be transmitted in an bit-stuff encoding format. please refer to the ulpi specification for a detailed discussion of usb reset and hs chirp. table 6-3: ulpi rx cmd encoding data[7:0] name description and value [1:0] linestate utmi linestate signals note 6-1 [3:2] encoded vbus state encoded vbus voltage states value vbus voltage sessend sessvld vbusvld 2 00 v vbus < v sess_end 10 0 01 v sess_end < v vbus < v sess_vld 00 0 10 v sess_vld < v vbus < v vbus_vld x1 0 11 v vbus_vld < v vbus xx 1 [5:4] rx event encoding encoded utmi event signals value rxactive rxerror hostdisconnect 00 0 0 0 01 1 0 0 11 1 1 0 10 x x 1 [6] state of id pin set to the logic state of the id pin. a logic low indicates an a device. a logic high indicates a b device. [7] alt_int asserted when a non-usb interrupt o ccurs. this bit is set when an unmasked event occurs on any bit in the carkit interrupt latch register. the link must read the carkit interrupt latch register to determine the source of the interrupt. section 5.6.1.3 describes how a change on the id pin can generate an interrupt. section 6.6 describes how an interrupt can be generated when the ridconversiondone bit is set.
USB3320 ds00001792b-page 40 ? 2014-2015 microchip technology inc. 6.2.4.1 high speed long eop when operating as a hi-speed host, the USB3320 will automatically generate a 40 bit long end of packet (eop) after a sof pid (a5h). the USB3320 determines when to send th e 40-bit long eop by decoding the ulpi txd cmd bits [3:0] for the sof. the 40-bit long eop is only transmitted when the dppulldown and dmpulldown bits in the otg con- trol register are asserted. the hi-spe ed 40-bit long eop is used to det ect a disconnect in high speed mode. in device mode, the USB3320 will not send a long eop after a sof pid. 6.2.4.2 low speed keep-alive low speed keep alive is supported by the USB3320. when in low speed ( xcvrselect = 10b in the function control register), the USB3320 will send out two low speed bit times of se0 when a sof pid is received. 6.2.4.3 utmi+ level 3 pre-amble is supported for utmi+ level 3 compatibility. when xcvrselect = 11b in the function control register in host mode ( dppulldown and dmpulldown both asserted), the USB3320 will pre-pend a full speed pre-amble before the low speed packet. full speed rise and fall times are used in this mode. the pre-amble consists of the following: full speed sync, the encoded pre-pid (c3h) and then full speed idle (dp=1 and dm = 0). a low speed packet follows with a sync, data and a ls eop. the USB3320 will only support utmi+ level 3 as a host. th e USB3320 does not support utmi+ level 3 as a peripheral. a utmi+ level 3 peripheral is an upstream hub port. the USB3320 will not decode a pre-amble packet intended for a ls device when the USB3320 is configured as the upstream port of a fs hub, xcvrselect = 11b, dppulldown = 0b, dmpulldown =0b. 6.2.4.4 host resume k resume k generation is supported by the USB3320. when the USB3320 exits the suspended (low power mode), the USB3320, when operating as a host, will transmit a k on dp /dm. the transmitters will end the k with se0 for two low speed bit times. if the USB3320 was operating in high spee d mode before the suspend, the host must change to high speed mode before the se0 ends. se0 is two low speed bit times which is about 1.2 us. for more details please see sections 7.1.77 and 7.9 of the usb specification. in device mode, the resume k will not append an se0, but release the bus to the correct idle state, depending upon the operational mode as shown in ta b l e 5 - 1 . the ulpi specification includes a detailed discussion of th e resume sequence and the orde r of operations required. to support host start-up of less than 1ms the USB3320 implements the ulpi autoresume bit in the interface control reg- ister. the default autoresume state is 0 and this bit should be enabled for host applications. 6.2.4.5 no sync and eop generation ( opmode = 11) utmi+ defines o pmode = 11 where no sync and eop generation occurs in hi-speed operation. this is an option to the ulpi specification and not implemented in the USB3320. 6.2.4.6 typical usb transmit with ulpi figure 6-7 shows a typical usb transmit seque nce. a transmit sequence starts by the link sending a txd cmd where data[7:6] = 01b, data[5:4] = 00b, and data[3:0] = pid. the tx cmd with the pid is followed by transmit data.
? 2014-2015 microchip technology inc. ds00001792b-page 41 USB3320 during transmit the transceiver will use nxt to control the rate of data flow into the transceiver. if the USB3320 pipeline is full or bit-stuffing causes the data pipeline to overfill nxt is de-asserted and the link will hold the value on data until nxt is asserted. the usb transmit ends when the link asserts stp while nxt is asserted. after the USB3320 completes transmitting, the dp and dm lines return to idle and a rxcmd is returned to the link so the inter-packet timers may be updated by linestate. while operating in full speed or low speed, an end-of-packe t (eop) is defined as se0 for approximately two bit times, followed by j for one bit time. the transceiver drives a j stat e for one bit time following the se0 to complete the eop. the link must wait for one bit time following line state indi cation of the se0 to j transition to allow the transceiver to complete the one bit time j state. all bit ti mes are relative to the speed of transmission. in the case of full speed or low speed, after stp is asserted each fs/ls bit transition will generate a rxcmd since the bit times are relatively slow. 6.2.5 usb receiver the USB3320 ulpi receiver fully supports hs, fs, and ls transmit operations. in all three modes the receiver detects the start of packet and synchronizes to the incoming data packet . in the ulpi protocol, a received packet has the priority and will immediately follow register reads and rxcmd transfers. figure 6-8 shows a basic usb pa cket received by the USB3320 over the ulpi interface. figure 6-7: ulpi transmit in synchronous mode note: the link cannot assert stp with nxt de-asserted since the USB3320 is expecting to fetch another byte from the link. data[7:0] dp/dm dir clk stp nxt txd cmd (usb tx) idle d0 d2 d3 idle se0 !squelch se0 turn around turn around rxd cmd d1
USB3320 ds00001792b-page 42 ? 2014-2015 microchip technology inc. in figure 6-8 the transceiver asserts dir to take control of the data bus from the link. the assertion of dir and nxt in the same cycle contains additional information that rxactive has been asserted. when nxt is de-asserted and dir is asserted, the rxcmd data is transferred to the link. after the last byte of the usb receive packet is transferred to the transceiver, the linestate will return to idle. the ulpi full speed receiver operates according to the utmi / ulpi specification. in the full speed case, the nxt signal will assert only when the data bus has a valid received data byte. when nxt is low with dir high, the rxcmd is driven on the data bus. in full speed, the USB3320 will not issue a rxactive de-assert ion in the rxcmd until the dp/dm linestate transitions to idle. this prevents the link from violating the two full speed bit times minimum turn around time. 6.2.5.1 disconnect detection a high speed host must detect a disconnect by sampling the transmitter outputs during the long eop transmitted during a sof packet. the USB3320 only looks for a high speed disconnect during the long eop where the period is long enough for the disconnect reflection to return to the host transceiver. when a high speed disconnect occurs, the USB3320 will return a rxcmd and set the host disconnect bit in the usb interrupt status register. when in fs or ls modes, the link is expected to handle all disconnect detection. 6.3 low power mode low power mode is a power down state to save current w hen the usb session is suspended. the link controls when the transceiver is placed into or out of low power mode. in low power mode all of the circuits are powered down except the interface pins, full speed receiver, vbus comparators, and idgnd comparator. before entering low power mode, the USB3320 must be confi gured to set the desired state of the usb transceiver. the xcvrselect[1:0] , termselect and opmode[1:0] bits in the function control register, and the dppulldown and dmpull- down bits in the otg control register control the co nfiguration as shown in ta b l e 5 - 1 . the dp and dm pins are config- ured to a high impedance state by configuring opmode[1:0] = 01. pull-down resistors with a value of approximately 2m ? are present on the dp and dm pins to avoid false linestate indications that could result if the pins were allowed to float. 6.3.1 entering low power/suspend mode to enter low power mode, the li nk will write a 0 or clear the suspendm bit in the function control register. after this write is complete, the transceiver will assert dir high and after a minimum of five rising edges of clkout , drive the clock low. after the clock is stopped, the transceiver will ent er a low power state to conser ve current. placing the trans- ceiver in suspend mode is not related to usb suspend. to cl arify this point, usb suspend is initiated when a usb host figure 6-8: ulpi rece ive in synchronous mode dir clk data[7:0] stp nxt rxd cmd idle turn around pid d1 rxd cmd d2 turn around
? 2014-2015 microchip technology inc. ds00001792b-page 43 USB3320 stops data transmissions and enters full-speed mode with 15k ? pull-down resistors on dp and dm . the suspended device goes to full-speed mode with a pull-up on dp . both the host and device remain in this state until one of them drives dm high (this is called a resume). while in low power mode, the data interface is redefined so that the link can monitor linestate and the vbus voltage. in low power mode data[3:0] are redefined as shown in ta b l e 6 - 4 . linestate[1:0] is the combinational output of the single-ended receivers. the ?int? or interrupt signal indi cates an unmasked interrupt has occurred. when an unmasked interrupt or linestate change has occurred, the link is noti fied and can determine if it should wake-up the transceiver. note 6-2 linestate: these signals reflect the current state of the full-speed single ended receivers. linestate[0] directly reflects the current state of dp . linestate[1] directly reflects the current state of dm . when dp = dm =0 this is called "single ended zero" (se0). when dp = dm =1, this is called "single ended one" (se1). an unmasked interrupt can be caused by the following comp arators changing state: vbusvld, sessvld, sessend, and idgnd. if any of these signals cha nge state during low power mode and the bits are enabled in either the usb interrupt enable rising or usb interrupt enable falling registers, data[3] will assert. during low power mode, the vbusvld and sessend comparators can have their interrupts masked to lower the suspend current as described in section 6.3.4 . while in low power mode, the data bus is driven asynchro nously because all of the transceiver clocks are stopped during low power mode. figure 6-9: entering low powe r mode from synchronous mode table 6-4: interface signal mapping during low power mode signal maps to direction description linestate[0] data[0] out combinatorial linestate[0] driven di rectly by the full-speed single ended receiver. note 6-2 linestate[1] data[1] out combinatorial linestate[1] driven di rectly by the full-speed single ended receiver. note 6-2 reserved data[2 ] out driven low int data[3] out active high interrupt indication. must be asserted whenever any unmasked interrupt occurs. reserved data[7:4] out driven low dir clk data[7:0] stp nxt txd cmd (reg write) idle reg data[n] idle t0 t1 t2 t3 t5 t4 t6 t10 turn around low power mode suspendm (ulpi register bit) ...
USB3320 ds00001792b-page 44 ? 2014-2015 microchip technology inc. 6.3.2 exiting low power mode to exit low power mode, the link will assert stp . upon the assertion of stp , the USB3320 will begin its start-up pro- cedure. after the transceiver start-up is comp lete, the transceiver will start the clock on clkout and de-assert dir . after dir has been de-asserted, the link can de-assert stp when ready and start operating in synchronous mode. the transceiver will automatically set the suspendm bit to a 1 in the function control register. the value for t start is given in ta b l e 4 - 2 . should the link de-assert stp before dir is de-asserted, the USB3320 will detect this as a false resume request and return to low power mode. this is detailed in section 3.9.4 of the ulpi 1.1 specification. 6.3.3 interface protection ulpi protocol assumes that both the link and transceiver will keep the ulpi dat a bus driven by either the link when dir is low or the transceiver when dir is high. the only exception is when dir has changed state and a turn around cycle occurs for 1 clock period. in the design of a usb system, there ca n be cases where the link may not be driving the ulpi bus to a known state while dir is low. two examples where this can happen is because of a slow link start-up or a hardware reset. 6.3.3.1 start up protection upon start-up, when the transceiver de-asserts dir , the link must be ready to receive commands and drive idle on the data bus. if the link is not ready to receiv e commands or drive idle, it must assert stp before dir is de-asserted. the link can then de-assert stp when it has completed its start-up. if the link doesn?t assert stp before it can receive com- mands, the transceiver may interpret the data bus state as a tx cmd and transmit invalid data onto the usb bus, or make invalid register writes. when the USB3320 sends a rxcmd the link is required to driv e the data bus back to idle at the end of the turn around cycle. if the link does not drive the databus to idle t he USB3320 may take the information on the data bus as a txcmd and transmit data on dp and dm until the link asserts stop. if the id pin is floated the last rxcmd from the USB3320 will remain on the bus after dir is de-asserted and the USB3320 will take this in as a txcmd. a link should be designed to hav e the default por state of the stp output high and the data bus tri-stated. the USB3320 has weak pull-downs on the data bus to prevent thes e inputs from floating when not driven. these resistors are only used to prevent the ulpi interface from floating du ring events when the link ulpi pins may be tri-stated. the strength of the pull down resistors can be found in table 4-4 . the pull downs are not strong enough to pull the data bus low after a ulpi rxcmd, the link must drive the data bus to idle after dir is de-asserted. figure 6-10: exiting low power mode dir clk data[7:0] stp turn around low power mode data bus ignored (slow link) idle (fast link) idle t0 t1 t2 t3 t5 t4 slow link drives bus idle and stp low fast link drives bus idle and stp low ... note: not to scale t start
? 2014-2015 microchip technology inc. ds00001792b-page 45 USB3320 in some cases, a link may be software configured and not have control of its stp pin until after the transceiver has started. in this case, the USB3320 has in internal pull-up on the stp input pad which will pull stp high while the link?s stp output is tri-stated. the stp pull-up resistor is enabled on por and can be disabled by setting the interfacepro- tectdisable bit 7 of the interface control register. the stp pull-up resistor will pull-up the link?s stp input high until the link configures and drives stp high. after the link completes its start-up, stp can be synchronously driven low. a link design which drives stp high during por can disable the pull-up resistor on stp by setting interfaceprotect- disable bit to 1. a motivation for this is to reduce the suspend current. in low power mode, stp is held low, which would draw current through the pull-up resistor on stp . 6.3.3.2 warm reset designers should also consider the case of a warm restart of a link with a transceiver in low power mode. after the transceiver enters low power mode, dir is asserted and the clock is stopped. the USB3320 looks for stp to be asserted to re-start the clock and then resume normal synchronous operation. should the USB3320 be suspended in low power mode, and the link receives a hardware reset, the transceiver must be able to recover from low power mode and start its clock. if the link asserts stp on reset, the transceiver will exit low power mode and start its clock. if the link does not assert stp on reset, the interface protection pull-up can be used. when the link is reset, its stp output will tri-state and t he pull-up resistor will pull stp high, signaling the transce iver to restart its clock. 6.3.4 minimizing current in low power mode in order to minimize the suspend current in low power mo de, the otg comparators can be disabled to reduce suspend current. in low power mode, the vbusvld and sessend comp arators are not needed and can be disabled by clearing the associated bits in both the usb interrupt enable rising and usb interrupt enable falling registers. by disabling the interrupt in both the rise and fall registers, the sessend and vbusvld comparators are turned off. the idfloatrise and idfloatfall bits in carkit interrupt enable register should also be disabled if they were set. when exiting low power mode, the link should immediately re-enable the vbusvld and sessend comparators if host or otg functionality is required. in addition to disabling the otg comparators in low power mo de, the link may choose to disable the interface protect circuit. by setting the interfaceprotectdisable bit high in the interface control register, the link can disable the pull-up resistor on stp . when resetb is low the interface protect circuit will be disabled. 6.4 full speed/low speed serial modes the USB3320 includes two serial modes to support legacy lin ks which use either the 3pin or 6pin serial format. to enter either serial mode, the link will need to write a 1 to the 6-pin fslsserialmode or the 3-pin fslsserialmode bits in the interface control register. serial mode may be used to conser ve power when attached to a device that is not capable of operating in hi-speed. the serial modes are entered in the same manner as the en try into low power mode. the link writes the interface control register bit for the specific serial mode. the USB3320 will assert dir and shut off the clock after at least five clock cycles. then the data bus goes to the format of the serial mode selected. before entering serial mode the link must set the ulpi transceiver to the appropriate mode as defined in ta b l e 5 - 1 . in ulpi output clock mode, the transceiver will shut off th e 60mhz clock to conserve power. should the link need the 60mhz clock to continue during the serial mode of operation, the clocksuspendm bit[3] of the interface control register should be set before entering a serial mode. if set, the 60 mhz clock will be present during serial modes. in serial mode, interrupts are possible from unmasked source s. the state of each interrupt source is sampled prior to the assertion of dir and this is compared against the asynchronous level from interrupt source. exiting the serial modes is the same as ex iting low power mode. the link must assert stp to signal the transceiver to exit serial mode. when the transceiver can accept a command, dir is de-asserted and the transceiver will wait until the link de-asserts stp to resume synchronous ulpi operation. the resetb pin can also be pulsed low to reset the USB3320 and return it to synchronous mode.
USB3320 ds00001792b-page 46 ? 2014-2015 microchip technology inc. 6.4.1 3pin fs/ls serial mode three pin serial mode utilizes the data bus pins for the serial functions shown in ta b l e 6 - 5 . 6.4.2 6pin fs/ls serial mode six pin serial mode utilizes the data bus pins for the serial functions shown in ta b l e 6 - 6 . 6.5 carkit mode the USB3320 includes carkit mode to support a usb uart and usb audio mode. by entering carkit mode, the USB3320 current drain is minimized. when operating in ulpi input clock mode (60mhz refclk mode) , the clkout is stopped to conserve power by default. the link may configure the 60mhz clock to continue by setting the clocksuspendm bit of the interface control register before entering carkit mode. if set, the 60 mhz clock will continue during the carkit mode of operation. in carkit mode, interrupts are possibl e if they have been enabled in the carkit interrupt enable register. the state of each interrupt source is sampled prior to the assertion of dir and this is compared against the asynchronous level from interrupt source. in carkit mode, the linestate si gnals are not available per the ulpi specification. exiting carkit mode is the same as exiting low power mode as described in section 6.3.2 . the link must assert stp to signal the transceiver to exit serial mode . when the transceiver can accept a command, dir is de-asserted and the transceiver will wait until the link de-asserts stp to resume synchronous ulpi operation. the resetb pin can also be pulsed low to reset the USB3320 and return it to synchronous mode. 6.5.1 usb uart mode the USB3320 can be placed into uart mode by first setting the txden and rxden bits in the carkit control register. then the link can set the carkitmode bit in the interface control register. the txden and rxden bits must be written before the carkitmode bit. table 6-5: pin definition s in 3 pin serial mode signal connected to direction description tx_enable data[0] in active high transmit enable. data data[1] i/o tx differential data on dp/dm when tx_enable is high. rx differential data from dp/dm when tx_enable is low. se0 data[2] i/o tx se0 on dp/dm when tx_enable is high. rx se0_b from dp/dm when tx_enable is low. interrupt data[3] out asserted when any unmasked interrupt occurs. active high. reserved data[7:4] out driven low. table 6-6: pin definition s in 6 pin serial mode signal connected to direction description tx_enable data[0] in active high transmit enable. tx_data data[1] in tx differential data on dp/dm when tx_enable is high. tx_se0 data[2] in tx se0 on dp/dm when tx_enable is high. interrupt data[3] out asserted when any unmasked interrupt occurs. active high. rx_dp data[4] out single ended receive data on dp. rx_dm data[5] out single ended receive data on dm. rx_rcv data[6] out differential receive data from dp and dm. reserved data[7] out driven low.
? 2014-2015 microchip technology inc. ds00001792b-page 47 USB3320 after the carkitmode bit is set, the ulpi interface will become redefined as described in table 6-8 , and the USB3320 will transmit data through the data[0] to dm of the usb connector and receive data on dp and pass the information the link on data[1] . when entering uart mode, the regulat or output will automatically switch to the value configured by the uart regout- put bits in the usb io & power management register and a pull-up will be applied internally to dp and dm . this will hold the uart in its default operating state. while in uart mode, the transmit edge rates can be set to either the full speed usb or low speed usb edge rates by using the xcvrselect[1:0] bits in the function control register. 6.5.2 usb audio mode when the USB3320 is powered in synchronous mode, th e audio switches can be enabled by asserting the spkleften , or spkrighten bits in the carkit control register. after the register write is complete, the USB3320 will immediately enable or disable the audio switch. then the link can set the carkitmode bit in the interface control register. the spkleften , or spkrighten bits must be written before the carkitmode bit. after the carkitmode bit is set, the ulpi interface will become redefined as described in ta b l e 6 - 8 . 6.6 rid converter operation the rid converter is designed to read the value of the id resistance to ground and report back its value through the ulpi interface. when a resistor to ground is applied to the id pin the state of the idgnd comparator will change from a 1 to a 0 as described in section 5.6.1 . if the USB3320 is in ulpi mode, an rxcmd will be generated with bit 6 low. if the USB3320 is in low power mode (or one of the other non-ulpi modes), the data[3] interrupt signal will go high. table 6-7: ulpi register progra mming example to enter uart mode r/w address (hex) value (hex) description result w 04 49 configure non-driving mode select fs transmit edge rates opmode =01 xcvrselect =01 w 39 00 set regulator to 3.3v uart regoutput =00 w 19 0c enable uart connections rxden =1 txden =1 w 07 04 enable carkit mode carkitmode =1 table 6-8: pin definitions in carkit mode signal connected to direction description txd data[0] in uart txd signal that is routed to the dm pin if the txden is set in the carkit control register. rxd data[1] out uart rxd signal that is routed to the dp pin if the rxden bit is set in the carkit control register. reserved data[2] out driven low. int data[3] out asserted when any unmasked interrupt occurs. active high. reserved data[4:7] out driven low. table 6-9: ulpi register programm ing example to enter audio mode r/w address (hex) value (hex) description result w 04 48 configure non-driving mode opmode =01 w 19 30 enable audio connections spkrrighten =1, spkrleften =1 w 07 04 enable carkit mode carkitmode =1
USB3320 ds00001792b-page 48 ? 2014-2015 microchip technology inc. after the USB3320 has detected the change of state on the id pin, the rid converter can be used to determine the value of id resistance. to start a id resistance measurement, the ridconversionstart bit is set in the vendor rid conversion register. the link can use one of two methods to determine when t he rid conversion is complete. one method is polling the ridconversionstart bit as described in section 7.1.3.3 . the preferred method is to set the ridinten bit in the vendor rid conversion register. when ridinten is set, an rxcmd will be generated after the rid conversion is complete. as described in table 6-3 , the alt_int bit of the rxcmd will be set. after the rid conversion is complete, the link can read ridvalue from the vendor rid conversion register. 6.7 headset audio mode this mode is designed to allow a user to view the status of several signals while using an analog audio headset with a usb connector. this feature, exclusive to microchip, is provided as an alternate mode to the carkit mode defined in section 6.5 . in the carkit mode, the link is unable to view the sour ce of the interrupt on id, except by returning to syn- chronous mode to read the ulpi registers. this forces the audio switches to be deactivated, and may glitch the audio signals. in addition, the link cannot change the resistance on the id pin without starting up the phy to access the ulpi registers. the headset audio mode is entered by writing to the headset audio mode register, and allows the link access to the state of the vbus and id pins during audio without glitching the audi o connection. the headset audio mode also enables the link to change the resistance on the id pin and to change the audio headset attached from mono to stereo. the ulpi interface is redefined as shown in table 6-10 when headset audio mode is entered. exiting headset audio mode is the same as exiting low power mode as described in section 6.3.2 . the link must assert stp to signal the phy to exit. when the phy can accept a command, dir is de-asserted and the phy will wait until the link de-asserts stp to resume synchronous ulpi operation. the resetb pin can also be pulsed low to reset the USB3320 and return it to synchronous mode. table 6-10: pin definitions in headset audio mode signal connected to direction description sessvld data[0] out output of sessvld comparator vbusvld data[1] out output of vbusvld comparator (interrupt must be enabled) idgnddrv data[2] in drives id pin to ground when asserted 0b: not connected 1b: connects id to ground. data[3] out driven low idground data[4] out asserted when the id pin is grounded. 0b: id pin is grounded 1b: id pin is floating idfloat data[5] out asserted when the id pin is floating. idpullup or d_pullup330 must be enabled as shown below. idpullup330 data[6] in when enabled a 330k ? pullup is applied to the id pin. this bit will also change the trip point of the idgnd comparator to the value shown in ta b l e 4 - 7 . 0b: disables the pull-up resistor 1b: enables the pull-up resistor idpullup data[7] in connects the 100k ? pull-up resistor from the id pin to vdd3.3 0b: disables the pull-up resistor 1b: enables the pull-up resistor
? 2014-2015 microchip technology inc. ds00001792b-page 49 USB3320 7.0 ulpi register map 7.1 ulpi register array the USB3320 transceiver implements all of the ulpi register s detailed in the ulpi revision 1.1 specification. the com- plete USB3320 ulpi register set is shown in table 7-1 . all registers are 8 bits. this ta ble also includes the default state of each register upon por or de-assertion of resetb , as described in section 5.5.2 . the reset bit in the function control register does not reset the bits of the ulpi register a rray. the link should not read or write to any registers not listed in this table. the USB3320 supports extended register access. the immediat e register set (00-3fh) can be accessed through either a immediate address or an extended register address. note 7-1 dynamically updates to reflect current status of interrupt sources. table 7-1: ulpi register map register name default state address (6bit) read write set clear vendor id low 24h00h--- vendor id high 04h01h--- product id low 07h02h--- product id high 00h03h--- function control 41h 04-06h 04h 05h 06h interface control 00h 07-09h 07h 08h 09h otg control 06h 0a-0ch 0ah 0bh 0ch usb interrupt enable rising 1fh 0d-0fh 0dh 0eh 0fh usb interrupt enable falling 1fh 10-12h 10h 11h 12h usb interrupt status ( note 7-1 ) 00h13h--- usb interrupt latch 00h14h--- debug 00h15h--- scratch register 00h 16-18h 16h 17h 18h carkit control 00h 19-1bh 19h 1ah 1bh reserved 00h 1ch carkit interrupt enable 00h 1d-1fh 1dh 1eh 1fh carkit interrupt status 00h20h--- carkit interrupt latch 00h21h--- reserved 00h 22-30h hs tx boost 00h 31h 31h - - reserved 00h 32h 32h - - headset audio mode 00h 33h 33h - - reserved 00h 34-35h vendor rid conversion 00h 36-38h 36h 37h 38h usb io & power management 04h 39-3bh 39h 3ah 3bh reserved 00h 3c-3fh
USB3320 ds00001792b-page 50 ? 2014-2015 microchip technology inc. 7.1.1 ulpi register set the following registers are used for the ulpi interface. 7.1.1.1 vendor id low address = 00h (read only) 7.1.1.2 vendor id high address = 01h (read only) 7.1.1.3 product id low address = 02h (read only) 7.1.1.4 product id high address = 03h (read only) 7.1.1.5 function control address = 04-06h (read), 04h (w rite), 05h (set), 06h (clear) field name bit access default description vendor id low 7:0 rd 24h microchip vendor id field name bit access default description vendor id high 7:0 rd 04h microchip vendor id field name bit access default description product id low 7:0 rd 07h microchip product id field name bit access default description product id high 7:0 rd 00h microchip product id field name bit access default description xcvrselect[1:0] 1:0 rd/w/s/c 01b selects the required transceiver speed. 00b: enables hs transceiver 01b: enables fs transceiver 10b: enables ls transceiver 11b: enables fs transceiver for ls packets (fs preamble automatically pre-pended) termselect 2 rd/w/s/c 0b controls the dp and dm termination depending on xcvrselect , opmode , dppulldown , and dmpulldown . the dp and dm termination is detailed in ta b l e 5 - 1 . opmode 4:3 rd/w/s/c 00b selects the required bit encoding style during transmit. 00b: normal operation 01b: non-driving 10b: disable bit-stuff and nrzi encoding 11b: reserved reset 5 rd/w/s/c 0b active high transceiver reset. this reset does not reset the ulpi interface or register set. automatically clears after reset is complete.
? 2014-2015 microchip technology inc. ds00001792b-page 51 USB3320 7.1.1.6 interface control address = 07-09h (read), 07h (w rite), 08h (set), 09h (clear) 7.1.1.7 otg control address = 0a-0ch (read), 0ah (write), 0bh (set), 0ch (clear) suspendm 6 rd/w/s/c 1b active low phy suspend. when cleared the transceiver will enter low power mode as detailed in section 6.3 . automatically set when exiting low power mode. reserved 7 rd 0b read only, 0. field name bit access default description 6-pin fslsserialmode 0 rd/w/s/c 0b when asserted the ulpi interface is redefined to the 6-pin serial mode. the transceiver will automatically clear this bit when exiting serial mode. 3-pin fslsserialmode 1 rd/w/s/c 0b when asserted the ulpi interface is redefined to the 3-pin serial mode. the transceiver will automatically clear this bit when exiting serial mode. carkitmode 2 rd/w/s/c 0b when asserted the ulpi interface is redefined to the carkit interface. the transceiver will automatically clear this bit when exiting carkit mode. clocksuspendm 3 rd/w/s/c 0b enables link to turn on 60mhz clkout in serial mode or carkit mode. 0b: disable clock in serial or carkit mode. 1b: enable clock in serial or carkit mode. autoresume 4 rd/w/s/c 0b only applicable in host mode. enables the transceiver to automatically transmit resume signaling. this function is detailed in section 6.2.4.4 . indicatorcomplement 5 rd/w/s/c 0b inverts the extvbus signal. this function is detailed in section 5.6.2 . note: the extvbus signal is always high on the USB3320. indicatorpassthru 6 rd/w/s/c 0b disables and?ing the internal vbus comparator with the extvbus signal when asserted. this function is detailed in section 5.6.2 . note: the extvbus signal is always high on the USB3320. interfaceprotectdisable 7 rd/w/s/c 0b used to disable the integrated stp pull-up resistor used for interface protection. this function is detailed in section 6.3.3 . field name bit access default description idpullup 0 rd/w/s/c 0b connects a 100k ? pull-up resistor from the id pin to vdd33 0b: disables the pull-up resistor 1b: enables the pull-up resistor dppulldown 1 rd/w/s/c 1b enables the 15k ohm pull-down resistor on dp . 0b: pull-down resistor not connected 1b: pull-down resistor connected dmpulldown 2 rd/w/s/c 1b enables the 15k ohm pull-down resistor on dm . 0b: pull-down resistor not connected 1b: pull-down resistor connected field name bit access default description
USB3320 ds00001792b-page 52 ? 2014-2015 microchip technology inc. 7.1.1.8 usb interrupt enable rising address = 0d-0fh (read), 0dh (w rite), 0eh (set), 0fh (clear) 7.1.1.9 usb interrupt enable falling address = 10-12h (read), 10h (wri te), 11h (set), 12h (clear) dischrgvbus 3 rd/w/s/c 0b this bit is only used during srp. connects a resistor from vbus to ground to discharge vbus . 0b: disconnect resistor from vbus to ground 1b: connect resistor from vbus to ground chrgvbus 4 rd/w/s/c 0b this bit is only used during srp. connects a resistor from vbus to vdd33 to charge vbus above the sessvalid threshold. 0b: disconnect resistor from vbus to vdd33 1b: connect resistor from vbus to vdd33 drvvbus 5 rd/w/s/c 0b enables external 5 volt supply to drive 5 volts on vbus. this signal is or?ed with drvvbusexternal . 0b: do not drive vbus, cpen driven low. 1b: drive vbus, cpen driven high. drvvbusexternal 6 rd/w/s/c 0b enables external 5 volt supply to drive 5 volts on vbus. this signal is or?ed with drvvbus . 0b: do not drive vbus, cpen driven low. 1b: drive vbus, cpen driven high. useexternalvbus indicator 7 rd/w/s/c 0b tells the transceiver to use an external vbus over- current or voltage indicator. this function is detailed in section 5.6.2 . 0b: use the internal vbusvalid comparator 1b: use the extvbus input as for vbusvalid signal. note: the extvbus signal is always high on the USB3320. field name bit access default description hostdisconnect rise 0 rd/w/s/c 1b generate an interrupt event notification when hostdisconnect changes from low to high. applicable only in host mode. vbusvalid rise 1 rd/w/s/c 1b generate an interrupt event notification when vbusvalid changes from low to high. sessvalid rise 2 rd/w/s/c 1b generate an interrupt event notification when sessvalid changes from low to high. sessend rise 3 rd/w/s/c 1b generate an interrupt event notification when sessend changes from low to high. idgnd rise 4 rd/w/s/c 1b generate an interrupt event notification when idgnd changes from low to high. reserved 7:5 rd 000b read only, 0. field name bit access default description hostdisconnect fall 0 rd/w/s/c 1b generate an interrupt event notification when hostdisconnect changes from high to low. applicable only in host mode. vbusvalid fall 1 rd/w/s/c 1b generate an interrupt event notification when vbusvalid changes from high to low. sessvalid fall 2 rd/w/s/c 1b generate an interrupt event notification when sessvalid changes from high to low. field name bit access default description
? 2014-2015 microchip technology inc. ds00001792b-page 53 USB3320 7.1.1.10 usb interrupt status address = 13h (read only) this register dynamically updates to reflect current status of interrupt sources. 7.1.1.11 usb interrupt latch address = 14h (read only with auto clear) note 7-2 rd: read only with auto clear. 7.1.1.12 debug address = 15h (read only) sessend fall 3 rd/w/s/c 1b generate an interrupt event notification when sessend changes from high to low. idgnd fall 4 rd/w/s/c 1b generate an interrupt event notification when idgnd changes from high to low. reserved 7:5 rd 000b read only, 0. field name bit access default description hostdisconnect 0 rd 0b current value of the utmi+ hi-speed hostdisconnect output. applicable only in host mode. vbusvalid 1 rd 0b current value of the utmi+ vbusvalid output. sessvalid 2 rd 0b current value of the utmi+ sessvalid output. sessend 3 rd 0b current value of the utmi+ sessend output. idgnd 4 rd 0b current value of the utmi+ idgnd output. reserved 7:5 rd 000b read only, 0. note: the default conditions will match the current status of the comparators. the values shown are for an unat- tached otg device. field name bit access default description hostdisconnect latch 0 rd ( note 7-2 ) 0b set to 1b by the transceiver when an unmasked event occurs on hostdisconnect. cleared when this register is read. applicable only in host mode. vbusvalid latch 1 rd ( note 7-2 ) 0b set to 1b by the transceiver when an unmasked event occurs on vbusvalid. cleared when this register is read. sessvalid latch 2 rd ( note 7-2 ) 0b set to 1b by the transceiver when an unmasked event occurs on sessvalid. cleared when this register is read. sessend latch 3rd ( note 7-2 ) 0b set to 1b by the transceiver when an unmasked event occurs on sessend. cleared when this register is read. idgnd latch 4rd ( note 7-2 ) 0b set to 1b by the transceiver when an unmasked event occurs on idgnd. cleared when this register is read. reserved 7:5 rd 000b read only, 0. field name bit access default description linestate0 0 rd 0b contains the current value of linestate[0]. linestate1 1 rd 0b contains the current value of linestate[1]. reserved 7:2 rd 000000b read only, 0. field name bit access default description
USB3320 ds00001792b-page 54 ? 2014-2015 microchip technology inc. 7.1.1.13 scratch register address = 16-18h (read), 16h (w rite), 17h (set), 18h (clear) 7.1.2 carkit control registers the following registers are used to set-up and enable the usb uart and usb audio functions. 7.1.2.1 carkit control address = 19-1bh (read), 19h (w rite), 1ah (set), 1bh (clear) this register is used to program the USB3320 into and out of the carkit mode. when entering the uart mode the link must first set the desired txden and the rxden bits and then transition to carkit mode by setting the carkitmode bit in the interface control register. when rxden is not set then the data[1] pin is held to a logic high. if using usb uart mode the uart data will appear at the spk_l and spk_r pins if the corresponding spkleften , spkrighten , or micen switches are enabled. if using usb audio the txden and rxden bits should not be set when the spkleften , spkrighten , or micen switches are enabled. the usb single-ended receivers described in section 5.2.1 are disabled when either spkleften , spkrighten , or micen are set. 7.1.2.2 carkit interrupt enable address = 1d-1fh (read), 1dh (w rite), 1eh (set), 1fh (clear) field name bit access default description scratch 7:0 rd/w/s/c 00h empty regi ster byte for testing purposes. software can read, write, set, and clear this register and the transceiver functionality will not be affected. field name bit access default description carkitpwr 0 rd 0b read only, 0. idgnddrv 1 rd/w/s/c 0b drives id pin to ground txden 2 rd/w/s/c 0b connects uart txd ( data[0] ) to dm rxden 3 rd/w/s/c 0b connects uart rxd ( data[1] ) to dp spkleften 4 rd/w/s/c 0b connects dm pin to spk_l pin spkrighten 5 rd/w/s/c 0b connects dp pin to spk_r pin. see note below. micen 6 rd/w/s/c 0b connects dp pin to spk_r pin. see note below. reserved 7 rd 0b read only, 0. note: if spkrighten or micen are asserted the dp pin will be connected to spk_r . to disconnect the dp pin from the spk_r pin both spkrrighten and micen must be set to de-asserted. field name bit access default description idfloatrise 0 rd/w/s/c 0b when enabled an interrupt will be generated on the alt_int of the rxcmd byte when the id pin transitions from non-floating to floating. the idpullup bit in the otg control register should be set. idfloatfall 1 rd/w/s/c 0b when enabled an interrupt will be generated on the alt_int of the rxcmd byte when the id pin transitions from floating to non-floating. the idpullup bit in the otg control register should be set. carintdet 2 rd 0b not implemented. reads as 0b. cardprise 3 rd 0b not implemented. reads as 0b. cardpfall 4 rd 0b not implemented. reads as 0b.
? 2014-2015 microchip technology inc. ds00001792b-page 55 USB3320 7.1.2.3 carkit interrupt status address = 20h (read only) 7.1.2.4 carkit interrupt latch address = 21h (read only with auto-clear) note 7-3 rd: read only with auto clear. ridinten 5 rd/w/s/c 0b when enabled an interrupt will be generated on the alt_int of the rxcmd byte when ridconversiondone bit is asserted. note: this register bit is or?ed with the ridinten bit of the vendor rid conversion register described in section 7.1.3.3 . reserved 7:6 rd 00b read only, 0. field name bit access default description idfloat 0 rd 0b asserted when the id pin is floating. idpullup must be enabled. carintdet 1 rd 0b not implemented. reads as 0b. cardp 2 rd 0b not implemented. reads as 0b. ridvalue 5:3 rd 000b conversion value of rid resistor 000: 0 ohms 001: 75 ohms 010: 102k ohms 011: 200k ohms 100: 440k ohms 101: id floating 111: error note: ridvalue can also be read from the vendor rid conversion register described in section 7.1.3.3 . ridconversiondone 6 rd 0b automatically asserted by the USB3320 when the rid conversion is finished. the conversion will take 282us. this bit will auto clear when the ridvalue is read from the rid conversion register. reading the ridvalue from the carkit interrupt status register will not clear either ridconversiondone status bit. note: ridconversiondone can also be read from the vendor rid conversion register described in section 7.1.3.3 . reserved 7 rd 0b read only, 0. field name bit access default description idfloat latch 0rd ( note 7- 3 ) 0b asserted if the state of the id pin changes from non- floating to floating while the idfloatrise bit is enabled or if the state of the id pin changes from floating to non-floating while the idfloatfall bit is enabled. carintdet latch 1 rd 0b not implemented. reads as 0b. cardp latch 2 rd 0b not implemented. reads as 0b. ridconversionlatch 3rd ( note 7-3 ) 0b if ridinten is set and the state of the ridconversiondone bit changes from a 0 to 1 this bit will be asserted. reserved 7:4 rd 0000b read only, 0. field name bit access default description
USB3320 ds00001792b-page 56 ? 2014-2015 microchip technology inc. 7.1.3 vendor register access the vendor specific registers include the range from 30h to 3f h. these can be accessed by the ulpi immediate register read / write. 7.1.3.1 hs tx boost address = 31h (read / write) 7.1.3.2 headset audio mode address = 33h (read / write) 7.1.3.3 vendor rid conversion address = 36-38h (read), 36h (w rite), 37h (set), 38h (clear) field name bit access default description reserved 4:0 rd 00000b read only, 0. boost 6:5 rd/w 00b sets the hs transmitter amplitude as described in section 5.2.1 . 00b: nominal 01b: enables 11.1% increased drive strength 10b: enables 7.4% increased drive strength 11b: enables 3.7% increased drive strength reserved 7 rd 0b read only, 0. field name bit access default description headsetaudioen 3:0 rd/w 0000b when this field is set to a value of 1010, the headset audio mode is enabled as described in section 6.7 . reserved 7:4 rd 0h read only, 0. field name bit access default description ridvalue 2:0 rd/w 000b conversion value of rid resistor 000: 0 ohms 001: 75 ohms 010: 100k ohms 011: 200k ohms 100: 440k ohms 101: id floating 111: error note: ridvalue can also be read from the carkit interrupt status register. ridconversiondone 3rd ( note 7- 4 ) 0b automatically asserted by the USB3320 when the rid conversion is finished. the conversion will take 282us. this bit will auto clear when the ridvalue is read from the rid conversion register. reading the ridvalue from the carkit interrupt status register will not clear either ridconversiondone status bit. note: ridconversiondone can also be read from the carkit interrupt status register. ridconversionstart 4 rd/w/s/c 0b when this bit is asserted either through a register write or set, the rid converter will read the value of the id resistor. when the conversion is complete this bit will auto clear. reserved 5 rd/w/s/c 0b this bit must remain at 0.
? 2014-2015 microchip technology inc. ds00001792b-page 57 USB3320 note 7-4 rd: read only with auto clear. 7.1.3.4 usb io & power management address = 39-3bh (read), 39h (w rite), 3ah (set), 3bh (clear) ridinten 6 rd/w/s/c 0b when enabled an interrupt will be generated on the alt_int of the rxcmd byte when ridconversiondone bit is asserted. note: this register bit is or?ed with the ridinten bit of the carkit interrupt status register. reserved 7 rd 0b read only, 0. field name bit access default description reserved 0 rd/w/s/c 0b read only, 0. swapdp/dm 1 rd/w/s/c 0b when asserted, the dp and dm pins of the usb transceiver are swapped. this bit can be used to prevent crossing the dp/dm traces on the board. in uart mode, it swaps the routing to the dp and dm pins. in usb audio mode, it does not affect the spk_l and spk_r pins. uart regoutput 3:2 rd/w/s/c 01b controls th e output voltage of the vbat to vdd33 regulator in uart mode. when the transceiver is switched from usb mode to uart mode regulator output will automatically cha nge to the value specified in this register when txden is asserted. 00: 3.3v 01: 3.0v (default) 10: 2.75v 11: 2.5v note: when in usb audio mode the regulator will remain at 3.3v. when using this register it is recommended that the link exit uart mode by using the resetb pin. chargerpullupendp 4 rd/w/s/c 0b enables a pull-up for usb charger detection when set on the dp pin. (the pull-up is automatically enabled in uart mode) chargerpullupendm 5 rd/w/s/c 0b enables a pull-up for usb charger detection when set on the dm pin. (the pull-up is automatically enabled in uart mode) usb regoutput 7:6 rd/w/s/c 00b controls th e output voltage of the vbat to vdd33 regulator in usb mode. when the transceiver is in synchronous mode, serial mode, or low power mode, the regulator output will be t he value specified in this register. 00: 3.3v (default) 01: 3.0v 10: 2.75v 11: 2.5v field name bit access default description
USB3320 ds00001792b-page 58 ? 2014-2015 microchip technology inc. 8.0 application notes 8.1 application diagram the USB3320 requires few external components as shown in the application diagrams. the usb 2.0 specification restricts the voltage at the vbus pin to a maximum value of 5.25v. in some applications, the voltage will exceed this voltage, and the USB3320 provides an integrated overvoltage protection circuit. the overvo ltage protection circuit works with an external resistor (r vbus ) to lower the voltage at the vbus pin, as described in section 5.6.2.6 . following por or hardware reset, the voltage at clkout must not exceed v ih_ed as provided in table 4-4 . table 8-1: component values in application diagrams reference designator value description notes c out 2.2 f bypass capacitor to ground (<1 esr) for regulator stability. place as close as possible to the transceiver. c vbus see ta b l e 8 - 2 capacitor to ground required by the usb specification. microchip recommends <1 esr. place near the usb connector. c byp system dependent. bypass capacitor to ground. typical values used are 0.1 or 0.01 f. place as close as possible to the transceiver. c dc_load system dependent. the usb connector housing may be ac- coupled to the device ground. industry convention is to ground only the host side of the cable shield. r vbus 1k or 10k series resistor to work with internal overvoltage protection. 10k in device applications. see ta b l e 5 - 7 for required values in host or otg applications. see section 5.6.2.6 for information regarding power dissipation. r bias 8.06k (1%) series resistor to establish reference voltage. see section 5.3 for information regarding power dissipation. table 8-2: capacitance values at vbus of usb connector mode min value max value host 120 f device 1 f10 f otg 1 f6.5 f
? 2014-2015 microchip technology inc. ds00001792b-page 59 USB3320 figure 8-1: USB3320 application diagra m (device, ulpi output clock mode, 24mhz) 3.1-5.5v supply r vbus must be installed to enable overvoltage protection of the vbus pin. c dc_block the capacitor c vbus must be installed on this side of r vbus . link controller dir nxt stp clkin data7 data6 data5 data4 data3 data2 data0 data1 resetb refclk usb receptacle dm dp vbus shield gnd r bias dir nxt stp clkout data7 data6 data5 data4 data3 data2 data0 data1 13 10 9 7 6 5 4 3 29 2 31 1 refclk 26 resetb 27 vbus 22 vbat 21 vdd33 20 id 23 dm dp 19 18 spk_l spk_r 16 15 gnd 24 rbias vdd18 28, 30 optional switched signal to dp/dm 1.8v supply c byp c out c byp r vbus c vbus vddio c byp signal at refclk must comply with v ih and v il vddio supply 32 refsel2 14 refsel1 11 refsel0 8 vddio supply cpen 17 xo 25
USB3320 ds00001792b-page 60 ? 2014-2015 microchip technology inc. figure 8-2: USB3320 application diag ram (device, ulpi input clock mode, 60mhz) 3.1-5.5v supply r vbus must be installed to enable overvoltage protection of the vbus pin. c dc_block the capacitor c vbus must be installed on this side of r vbus . link controller dir nxt stp data7 data6 data5 data4 data3 data2 data0 data1 resetb clkout usb receptacle dm dp vbus shield gnd r bias dir nxt stp clkout data7 data6 data5 data4 data3 data2 data0 data1 13 10 9 7 6 5 4 3 29 2 31 1 refclk 26 resetb 27 vbus 22 vbat 21 vdd33 20 id 23 dm dp 19 18 spk_l spk_r 16 15 gnd 24 rbias vdd18 28, 30 optional switched signal to dp/dm 1.8v supply c byp c out c byp r vbus c vbus vddio c byp ulpi clock in mode vddio supply 32 refsel2 14 refsel1 11 refsel0 8 vddio supply cpen 17 xo 25
? 2014-2015 microchip technology inc. ds00001792b-page 61 USB3320 figure 8-3: USB3320 application diagram (host or otg, ulpi output clock mode, 24mhz) vbus switch out en in 5v vbus 22 vbat 21 vdd33 20 id 23 dm dp 19 18 spk_l spk_r 16 15 gnd optional switched signal to dp/dm usb receptacle dm dp id shield gnd vbus c out 3.1-5.5v supply c byp r vbus the capacitor c vbus must be installed on this side of r vbus . c vbus r vbus must be installed to enable overvoltage protection of the vbus pin. refsel2 14 refsel1 11 refsel0 8 vddio supply cpen 17 link controller dir nxt stp clkin data7 data6 data5 data4 data3 data2 data0 data1 resetb r bias dir nxt stp clkout data7 data6 data5 data4 data3 data2 data0 data1 13 10 9 7 6 5 4 3 29 2 31 1 resetb 27 24 rbias vdd18 28, 30 1.8v supply c byp vddio c byp vddio supply 32 26 25 1m c load resonator crystal and caps - or - refclk xo for host applications (non-otg), the id pin should be connected to gnd.
USB3320 ds00001792b-page 62 ? 2014-2015 microchip technology inc. 8.2 reference designs microchip has generated reference designs for connecting the USB3320 to socs with a ulpi port. please contact the microchip sales office for more details. 8.3 esd performance the USB3320 is protected from esd strikes. by eliminating t he requirement for external esd protection devices, board space is conserved, and the board m anufacturer is enabled to reduce cost. the advanced esd structures integrated into the USB3320 protect the device whether or not it is powered up. 8.3.1 human body model (hbm) performance hbm testing verifies the ability to withs tand the esd strikes like t hose that occur during handling and manufacturing, and is done without power applied to the ic. to pass the tes t, the device must have no ch ange in operation or perfor- mance due to the event. all pins on the USB3320 except the refclk , spk_l , and spk_r pins provide 8kv hbm protection, as shown in ta b l e 4 - 1 0 . 8.3.2 en/iec 61000-4-2 performance the en/iec 61000-4-2 esd spec ification is an international standard th at addresses system-level immunity to esd strikes while the end equipment is operational. in contra st, the hbm esd tests are performed at the device level with the device powered down. microchip contracts with independent la boratories to test the USB3320 to en/iec 61000-4-2 in a working system. reports are available upon request. please contact your microc hip representative, and request information on 3rd party esd test results. the reports show t hat systems designed with the USB3320 c an safely provide the esd performance shown in ta b l e 4 - 1 0 without additional board level protection. in addition to defining the esd tests, en/iec 61000-4-2 also categorizes the impact to equipment operation when the strike occurs (esd result classification). the USB3320 maintains an esd result classification 1 or 2 when subjected to an en/iec 61000-4-2 (level 4) esd strike. both air discharge and contact discharge test techniques for applying stress conditions are defined by the en/iec 61000-4-2 esd document. 8.3.3 air discharge to perform this test, a charged electrode is moved close to th e system being tested until a sp ark is generated. this test is difficult to reproduce because the discharge is influenced by such factors as humidity, the speed of approach of the electrode, and constructi on of the test equipment. 8.3.4 contact discharge the uncharged electrode first contacts the usb connector to pr epare this test, and then the probe tip is energized. this yields more repeatable results, and is the preferred test me thod. the independent test labor atories contracted by micro- chip provide test results for both types of discharge methods.
? 2014-2015 microchip technology inc. ds00001792b-page 63 USB3320 9.0 package information the USB3320 is offered in a compact 32 pin qfn package. figure 9-1: 32-pin qfn, 5x5mm body, 0.5mm pitch note: for the most current package drawings, see the microchip packaging specification at http://www.microchip.com/packaging
USB3320 ds00001792b-page 64 ? 2014-2015 microchip technology inc. figure 9-1: 32-pin qfn, 5x5mm body, 0.5mm pitch (continued) note: for the most current package drawings, see the microchip packaging specification at http://www.microchip.com/packaging
? 2014-2015 microchip technology inc. ds00001792b-page 65 USB3320 figure 9-2: qfn, 5x5 taping di mensions and part orientation 10 mm direction of unreeling a a section a ? a a 0 b 0 k 0 5.25 5.25 1.10 b 0 a 0 k 0 8.00 r0.3 max 0.30 4.00 2.00 ?1.50 ?1.50 1.75 5.50 12.00 0.25 r0.25
USB3320 ds00001792b-page 66 ? 2014-2015 microchip technology inc. appendix a: data sheet revision history table a-1: revision history revision level & date section/figure/entry correction ds00001792b (04-30-15) updated temperat ure range offering throughout the document to reflect a single -40 to +85 c option and adjusted product ordering codes accordingly ds00001792a (08-14-14) replaces previous smsc version rev. 1.0 (07-14-09) rev. 1.0 (07-14-09) initial release
? 2014-2015 microchip technology inc. ds00001792b-page 67 USB3320 the microchip web site microchip provides online support via our www site at www.microchip.com . this web site is used as a means to make files and information easily available to customers. accessible by using your favorite internet browser, the web site con- tains the following information: ? product support ? data sheets and errata, application notes and sample programs, design resources, user?s guides and hardware support documents, latest software releases and archived software ? general technical support ? frequently asked questions (faq), te chnical support requests, online discussion groups, microchip consultant program member listing ? business of microchip ? product selector and ordering guides, latest microchip press releases, listing of semi- nars and events, listings of microchip sales offi ces, distributors and factory representatives customer change notification service microchip?s customer notification servic e helps keep customers current on microc hip products. subscribers will receive e-mail notification whenever there are changes, updates, revisi ons or errata related to a specified product family or development tool of interest. to register, access the microchip web site at www.microchip.com . under ?support?, click on ?customer change notifi- cation? and follow the registration instructions. customer support users of microchip products can receive assistance through several channels: ? distributor or representative ? local sales office ? field application engineer (fae) ? technical support customers should contact their distributor, representative or field application engineer (fae) for support. local sales offices are also available to help customers. a listing of sales offices and locations is included in the back of this docu- ment. technical support is available through the web site at: http://www.microchip.com/support
USB3320 ds00001792b-page 68 ? 2014-2015 microchip technology inc. product identification system to order or obtain information, e.g., on pricing or de livery, refer to the factor y or the listed sales office . device: USB3320c temperature range: -40 c to+85 c package: ezk = 32-pin qfn rohs compliant package tape and reel option: blank = standard packaging (tray) tr = tape and reel (1) examples: a) USB3320c-ezk b) USB3320c-ezk-tr note 1: tape and reel identifier only appears in the catalog part number description. this identifier is used for ordering purposes and is not printed on the dev ice package. check with your microchip sale s office for package availability with the tape and reel option. part no. xxx package device [x] (1) tape and reel option - -
? 2014-2015 microchip technology inc. ds00001792b-page 69 information contained in this publication regarding device applications and the like is provided on ly for your convenience and may be superseded by updates. it is your responsibility to ensure that your application meets with yo ur specifications. microchip make s no representations or warranties of any kind whether ex press or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fi tness for purpose . microchip disclaims all liability arising from this information and its use. use of micro- chip devices in life support and/or safety applications is entirely at the buyer?s risk, and the buyer agrees to defend, indemn ify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting from such use. no licenses are conveyed, impl icitly or otherwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, dspic, flashf lex, flexpwr, jukeblox, k ee l oq , k ee l oq logo, kleer, lancheck, medialb, most, most logo, mplab, optolyzer, pic, picstart, pic 32 logo, righttouch, spynic, sst, sst logo, superflash and uni/o are registered trademarks of microchip technolog y incorporated in the u.s.a. and other countries. the embedded control solutions company and mtouch are registered tr ademarks of microchip technology incorporated in the u.s.a. analog-for-the-digital age, bodycom, chipkit, chipkit logo, codeguard, dspicdem, dspicdem.net, ecan, in-circuit serial programming, icsp, inter-chip connectivity, kleernet, kleernet logo, miwi, mpasm, mpf, mplab certified logo, mplib, mplink, multitrak, netdetach, omniscient code generation, picdem, picdem .net, pickit, pictail, righttouch logo, real ice, sqi, serial quad i/o, total endurance, tsharc, usbcheck, varisense, view span, wiperlock, wireless dna, and zena are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of microchi p technology incorporated in the u.s.a. silicon storage technology is a regi stered trademark of microchip tech nology inc. in other countries. gestic is a registered trademarks of microc hip technology germany ii gmbh & co. kg, a s ubsidiary of microchip technology inc., in other countries. all other trademarks mentioned herein are property of their respective companies. ? 2014-2015, microchip technology incorporated, pr inted in the u.s.a., all rights reserved. isbn: 9781632773524 note the following details of the code protection feature on microchip devices: ? microchip products meet the specification cont ained in their particular microchip data sheet. ? microchip believes that its family of products is one of the mo st secure families of its kind on the market today, when used i n the intended manner and under normal conditions. ? there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip pr oducts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property. ? microchip is willing to work with the customer who is concerned about the integrity of their code. ? neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are committed to continuously improving the code protection features of our products. attempts to break microchip?s code protection feature may be a violation of the digita l millennium copyright act. if such acts allow unauthorized access to your softwa re or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona; gresham, oregon and design centers in california and india. the company?s quality system processes and procedures are for its pic ? mcus and dspic ? dscs, k ee l oq ? code hopping devices, serial eeproms, microperi pherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified. quality management s ystem certified by dnv == iso/ts 16949 ==
ds00001792b-page 70 ? 2014-2015 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://www.microchip.com/ support web address: www.microchip.com atlanta duluth, ga tel: 678-957-9614 fax: 678-957-1455 austin, tx tel: 512-257-3370 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 cleveland independence, oh tel: 216-447-0464 fax: 216-447-0643 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit novi, mi tel: 248-848-4000 houston, tx tel: 281-894-5983 indianapolis noblesville, in tel: 317-773-8323 fax: 317-773-5453 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 new york, ny tel: 631-435-6000 san jose, ca tel: 408-735-9110 canada - toronto tel: 905-673-0699 fax: 905-673-6509 asia/pacific asia pacific office suites 3707-14, 37th floor tower 6, the gateway harbour city, kowloon hong kong tel: 852-2943-5100 fax: 852-2401-3431 australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8569-7000 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8665-5511 fax: 86-28-8665-7889 china - chongqing tel: 86-23-8980-9588 fax: 86-23-8980-9500 china - dongguan tel: 86-769-8702-9880 china - hangzhou tel: 86-571-8792-8115 fax: 86-571-8792-8116 china - hong kong sar tel: 852-2943-5100 fax: 852-2401-3431 china - nanjing tel: 86-25-8473-2460 fax: 86-25-8473-2470 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8864-2200 fax: 86-755-8203-1760 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7252 fax: 86-29-8833-7256 asia/pacific china - xiamen tel: 86-592-2388138 fax: 86-592-2388130 china - zhuhai tel: 86-756-3210040 fax: 86-756-3210049 india - bangalore tel: 91-80-3090-4444 fax: 91-80-3090-4123 india - new delhi tel: 91-11-4160-8631 fax: 91-11-4160-8632 india - pune tel: 91-20-3019-1500 japan - osaka tel: 81-6-6152-7160 fax: 81-6-6152-9310 japan - tokyo tel: 81-3-6880- 3770 fax: 81-3-6880-3771 korea - daegu tel: 82-53-744-4301 fax: 82-53-744-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - kuala lumpur tel: 60-3-6201-9857 fax: 60-3-6201-9859 malaysia - penang tel: 60-4-227-8870 fax: 60-4-227-4068 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-5778-366 fax: 886-3-5770-955 taiwan - kaohsiung tel: 886-7-213-7828 taiwan - taipei tel: 886-2-2508-8600 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-39 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - dusseldorf tel: 49-2129-3766400 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 germany - pforzheim tel: 49-7231-424750 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 italy - venice tel: 39-049-7625286 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 poland - warsaw tel: 48-22-3325737 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 sweden - stockholm tel: 46-8-5090-4654 uk - wokingham tel: 44-118-921-5800 fax: 44-118-921-5820 worldwide sales and service 01/27/15

▲Up To Search▲

Price & Availability of USB3320

	To Download USB3320 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .